

## 4-bit Single Chip Microcomputer



- 4-bit Core CPU
- Low Operating Voltage (0.8V)
- Built-in LCD Driver
- Serial Interface

### ■ DESCRIPTION

The E0C623B is a single-chip microcomputer for battery-driven products with 7-segment LCD display. It achieves low cost performance, and is suitable for a product added some feature instead of standard IC. It consists that SEIKO EPSON's original core CPU E0C6200B, LCD driver ( $20 \times 4$ ), 96 words RAM, 1,536 words ROM.


### ■ FEATURES

- CMOS LSI ..... 4-bit parallel processing
- Clock ..... 32.768kHz (Crystal at 1.5V)  
65kHz (CR at 1.5V)  
250 to 500kHz (CR at 3.0V)  
400 to 1000kHz (Ceramic at 3.0V)
- Instruction set ..... 100 instructions
- Instruction cycle time ..... 153 $\mu$ sec, 214 $\mu$ sec or 366 $\mu$ sec (32kHz)  
5 $\mu$ sec, 7 $\mu$ sec or 12 $\mu$ sec (1MHz)
- ROM capacity ..... 1,536  $\times$  12 bits
- RAM capacity ..... 96  $\times$  4 bits
- Input port ..... 4 bits (pull-up resistors are available by mask option)
- Output port ..... 4 bits (Nch open drain available)
- I/O port ..... 4 bits (Nch open drain available)
- Supply voltage detection (SVD) circuit .. 1.15V  $\pm$  0.1V (1.5V) / 2.2V  $\pm$  0.2V (3.0V)
- Clock timer ..... 1 ch.
- Stopwatch timer ..... 1 ch.
- LCD driver ..... 20 segments  $\times$  4/3 commons (QFP)  
26 segments  $\times$  4/3 commons (Die)
- Serial interface ..... 1 ch. (clock synchronous type)
- Interrupts ..... External : Key interrupt 1 line  
Internal : Timer interrupt 2 lines  
Serial interface interrupt 1 line
- Supply voltage ..... 0.8 to 3.6V (E0C623B)  
1.8 to 3.6V (E0C62A3B)
- Current consumption ..... HALT mode : TBD $\mu$ A (32.768kHz Crystal, 3.0V)  
OPERATING mode : TBD $\mu$ A (32.768kHz Crystal, 3.0V)
- Package ..... QFP12-48pin (plastic), Die form



### ■ LINE UP

Model	Supply voltage	Clock
E0C623B	0.8V to 3.6V	32.768kHz Crystal or 65kHz CR
E0C62A3B	1.7V to 3.6V	250k~500kHz CR or 400k~1MHz Ceramic

## ■ BLOCK DIAGRAM



## ■ PIN CONFIGURATION



## ■ PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP12-48pin	QFP5-60pin		
VDD	37	54	(I)	Power supply pin (+)
Vss	36	53	(I)	Power supply pin (-)
Vd1	40	57	—	Oscillation and internal logic system regulated voltage output pin
Vc1	44	60	—	LCD system regulated voltage output pin (approx. 1.05 V)
Vc2	45	1	—	LCD system booster voltage output pin ( $V_{c1} \times 2$ )
Vc3	46	2	—	LCD system booster voltage output pin ( $V_{c1} \times 3$ )
CA, CB	41, 42	58, 59	—	Boost capacitor connecting pin
OSC1	38	55	I	Oscillation input pin (crystal, CR or ceramic *)
OSC2	39	56	O	Oscillation output pin (crystal, CR or ceramic *)
K00-K03	28-31	44-47	I	Input port pin
P00	25	37	I/O	I/O port pin or serial I/F data input/output pin *
P01	24	36	I/O	I/O port pin, serial I/F data output pin or input-only pin *
P02	23	35	I/O	I/O port pin or serial I/F clock output pin *
P03	22	34	I/O	I/O port pin, serial I/F ready signal output pin or input-only pin *
R00	32	48	O	Output port pin, buzzer or FOUT output pin *
R01	33	49	O	Output port pin or buzzer output pin *
R02, R03	34, 35	50, 51	O	Output port pin
SEG0-4	3-7	7-11	O	LCD segment output pin or DC output pin *
SEG5	—	12	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
SEG6	8	13	O	LCD segment output pin or DC output pin *
SEG7	—	14	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
SEG8-19	9-20	15-26	O	LCD segment output pin or DC output pin *
SEG20-25	—	27-32	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
COM0-3	47, 48, 1, 2	3-6	O	LCD common output pin
RESET	27	43	I	Initial reset input pin
TEST	21	33	I	Input pin for test

\* Selected by mask option

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

(Vss=0V)

Rating	Symbol	Value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	VI	-0.5 to $V_{DD} + 0.3$	V
Input voltage (2)	Viosc	-0.5 to $V_{D1} + 0.3$	V
Permissible total output current *1	$\Sigma I_{DD}$	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	—
Permissible dissipation *2	Pd	250	mW

\*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

\*2: In case of plastic package (QFP12-48pin).

### ● Recommended Operating Conditions

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	VDD	E0C623B (Crystal oscillation)	1.1		3.6	V
		E0C623B (Crystal oscillation + HVLD*1)	0.8		3.6	V
		E0C623B (CR oscillation)	1.1		3.6	V
		E0C623B (CR oscillation + HVLD*1)	0.8		3.6	V
		E0C62A3B (CR oscillation)	1.7		3.6	V
		E0C62A3B (Ceramic oscillation)	1.7		3.6	V
Oscillation frequency	fosc	E0C623B (Crystal oscillation)	—	32.768	—	kHz
		E0C623B (CR oscillation)	30		80	kHz
		E0C62A3B (CR oscillation)			500	kHz
		E0C62A3B (Ceramic oscillation)			1M	Hz

\*1: HVLD = Heavy load protection mode

### ● DC Characteristics

(Unless otherwise specified: V<sub>DD</sub>=1.5V, V<sub>SS</sub>=0V, fosc=32.768kHz, Ta=25°C, V<sub>D1</sub>/V<sub>C1</sub>–V<sub>C3</sub> are internal voltage, C<sub>1</sub>–C<sub>5</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V <sub>IH1</sub>	K00–K03, P00–P03	0.8•V <sub>DD</sub>		V <sub>DD</sub>	V
High level input voltage (2)	V <sub>IH2</sub>	RESET, TEST	0.9•V <sub>DD</sub>		V <sub>DD</sub>	V
Low level input voltage (1)	V <sub>IL1</sub>	K00–K03, P00–P03	0		0.1•V <sub>DD</sub>	V
Low level input voltage (2)	V <sub>IL2</sub>	RESET, TEST	0		0.1•V <sub>DD</sub>	V
High level input current	I <sub>IIH</sub>	V <sub>IH</sub> =1.5V	K00–K03, P00–P03, RESET, TEST	0		0.5 μA
Low level input current (1)	I <sub>IIL1</sub>	V <sub>IL1</sub> =V <sub>SS</sub>	K00–K03, P00–P03	-0.5		0 μA
		No pull up	RESET, TEST			
Low level input current (2)	I <sub>IIL2</sub>	V <sub>IL2</sub> =V <sub>SS</sub>	K00–K03, P00–P03	-16	-10	-6 μA
		With pull up	RESET, TEST			
High level output current (1)	I <sub>OH1</sub>	V <sub>OH1</sub> =0.9•V <sub>DD</sub>	R00–R03, P00–P03			-0.3 mA
High level output current (2)	I <sub>OH2</sub>	V <sub>OH2</sub> =0.9•V <sub>DD</sub>	BZ, $\bar{BZ}$ , FOUT			-0.3 mA
Low level output current (1)	I <sub>OL1</sub>	V <sub>OL1</sub> =0.1•V <sub>DD</sub>	R00–R03, P00–P03	0.7		mA
Low level output current (2)	I <sub>OL2</sub>	V <sub>OL2</sub> =0.1•V <sub>DD</sub>	BZ, $\bar{BZ}$ , FOUT	0.7		mA
Common output current	I <sub>OH3</sub>	V <sub>OH3</sub> =V <sub>C3</sub> -0.05V	COM0–COM3			-10 μA
	I <sub>OL3</sub>	V <sub>OL3</sub> =V <sub>SS</sub> +0.05V		10		μA
Segment output current (during LCD output)	I <sub>OH4</sub>	V <sub>OH4</sub> =V <sub>C3</sub> -0.05V	SEG0–SEG25			-10 μA
	I <sub>OL4</sub>	V <sub>OL4</sub> =V <sub>SS</sub> +0.05V		10		μA
Segment output current (during DC output)	I <sub>OH5</sub>	V <sub>OH5</sub> =0.9•V <sub>DD</sub>	SEG0–SEG25			-100 μA
	I <sub>OL5</sub>	V <sub>OL5</sub> =0.1•V <sub>DD</sub>		100		μA

(Unless otherwise specified: V<sub>DD</sub>=3.0V, V<sub>SS</sub>=0V, fosc=32.768kHz, Ta=25°C, V<sub>D1</sub>/V<sub>C1</sub>–V<sub>C3</sub> are internal voltage, C<sub>1</sub>–C<sub>5</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V <sub>IH1</sub>	K00–K03, P00–P03	0.8•V <sub>DD</sub>		V <sub>DD</sub>	V
High level input voltage (2)	V <sub>IH2</sub>	RESET, TEST	0.9•V <sub>DD</sub>		V <sub>DD</sub>	V
Low level input voltage (1)	V <sub>IL1</sub>	K00–K03, P00–P03	0		0.1•V <sub>DD</sub>	V
Low level input voltage (2)	V <sub>IL2</sub>	RESET, TEST	0		0.1•V <sub>DD</sub>	V
High level input current	I <sub>IIH</sub>	V <sub>IH</sub> =3.0V	K00–K03, P00–P03, RESET, TEST	0		0.5 μA
Low level input current (1)	I <sub>IIL1</sub>	V <sub>IL1</sub> =V <sub>SS</sub>	K00–K03, P00–P03	-0.5		0 μA
		No pull up	RESET, TEST			
Low level input current (2)	I <sub>IIL2</sub>	V <sub>IL2</sub> =V <sub>SS</sub>	K00–K03, P00–P03	-32	-20	-12 μA
		With pull up	RESET, TEST			
High level output current (1)	I <sub>OH1</sub>	V <sub>OH1</sub> =0.9•V <sub>DD</sub>	R00–R03, P00–P03			-1.5 mA
High level output current (2)	I <sub>OH2</sub>	V <sub>OH2</sub> =0.9•V <sub>DD</sub>	BZ, $\bar{BZ}$ , FOUT			-1.5 mA
Low level output current (1)	I <sub>OL1</sub>	V <sub>OL1</sub> =0.1•V <sub>DD</sub>	R00–R03, P00–P03	6		mA
Low level output current (2)	I <sub>OL2</sub>	V <sub>OL2</sub> =0.1•V <sub>DD</sub>	BZ, $\bar{BZ}$ , FOUT	6		mA
Common output current	I <sub>OH3</sub>	V <sub>OH3</sub> =V <sub>C3</sub> -0.05V	COM0–COM3			-10 μA
	I <sub>OL3</sub>	V <sub>OL3</sub> =V <sub>SS</sub> +0.05V		10		μA
Segment output current (during LCD output)	I <sub>OH4</sub>	V <sub>OH4</sub> =V <sub>C3</sub> -0.05V	SEG0–SEG25			-10 μA
	I <sub>OL4</sub>	V <sub>OL4</sub> =V <sub>SS</sub> +0.05V		10		μA
Segment output current (during DC output)	I <sub>OH5</sub>	V <sub>OH5</sub> =0.9•V <sub>DD</sub>	SEG0–SEG25			-300 μA
	I <sub>OL5</sub>	V <sub>OL5</sub> =0.1•V <sub>DD</sub>		300		μA

### ● Analog Circuit Characteristics and Current Consumption

#### LCD drive voltage

(Unless otherwise specified: V<sub>DD</sub>=3.0V, V<sub>SS</sub>=0V, fosc=32.768kHz, Ta=25°C, V<sub>D1</sub>/V<sub>C1</sub>–V<sub>C3</sub> are internal voltage, C<sub>1</sub>–C<sub>5</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V <sub>C1</sub>	Connect 1MΩ load resistor between V <sub>SS</sub> and V <sub>C1</sub> (no panel load)	0.95	1.05	1.15	V
	V <sub>C2</sub>	Connect 1MΩ load resistor between V <sub>SS</sub> and V <sub>C2</sub> (no panel load)	2•V <sub>C1</sub> × 0.9		2•V <sub>C1</sub> + 0.1	V
	V <sub>C3</sub>	Connect 1MΩ load resistor between V <sub>SS</sub> and V <sub>C3</sub> (no panel load)	3•V <sub>C1</sub> × 0.9		3•V <sub>C1</sub> + 0.1	V

## Current consumption

(Unless otherwise specified: V<sub>DD</sub>=3.0V, V<sub>SS</sub>=0V, T<sub>A</sub>=25°C, V<sub>D1</sub>/V<sub>C1</sub>-V<sub>C3</sub> are internal voltage, C<sub>1</sub>-C<sub>5</sub>=0.1μF, No panel load)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Current consumption	IOP	HALT mode 623B Crystal oscillation (32.768kHz)	—	2.5	5.0	μA
		623B Crystal oscillation (32.768kHz)+HVLD*1	—	6.5	9.0	μA
		623B CR oscillation (40kHz)	—	3.0	6.0	μA
		623B CR oscillation (40kHz)+HVLD*1	—	7.0	10.0	μA
		62A3B CR oscillation (250kHz)	—	55	110	μA
		62A3B Ceramic oscillation (1MHz)	—	80	200	μA
	RUN mode	623B Crystal oscillation (32.768kHz)	—	3.0	6.0	μA
		623B Crystal oscillation (32.768kHz)+HVLD*1	—	7.0	10.0	μA
		623B CR oscillation (40kHz)	—	3.5	7.0	μA
		623B CR oscillation (40kHz)+HVLD*1	—	7.5	11.0	μA
		62A3B CR oscillation (250kHz)	—	60	120	μA
		62A3B Ceramic oscillation (1MHz)	—	100	200	μA
	SLEEP mode	623B CR oscillation	—	—	1.0	μA
		62A3B CR oscillation	—	—	1.0	μA
		62A3B Ceramic oscillation	—	—	1.0	μA

\*1: HVLD = Heavy load protection mode

## ● AC Characteristics

### Serial interface

#### • Master mode 1


(Unless otherwise specified: V<sub>DD</sub>=1.5V, V<sub>SS</sub>=0V, fosc=32.768kHz, V<sub>IH1</sub>=0.8V<sub>DD</sub>, V<sub>IL1</sub>=0.2V<sub>DD</sub>, V<sub>OH</sub>=0.8V<sub>DD</sub>, V<sub>OL</sub>=0.2V<sub>DD</sub>, T<sub>A</sub>=-20 to 70°C)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t <sub>smd</sub>	—	—	5	μS
Receive data input set-up time	t <sub>sms</sub>	10	—	—	μS
Receive data input hold time	t <sub>smh</sub>	5	—	—	μS

#### • Master mode 2

(Unless otherwise specified: V<sub>DD</sub>=3.0V, V<sub>SS</sub>=0V, fosc=1MHz, V<sub>IH1</sub>=0.8V<sub>DD</sub>, V<sub>IL1</sub>=0.2V<sub>DD</sub>, V<sub>OH</sub>=0.8V<sub>DD</sub>, V<sub>OL</sub>=0.2V<sub>DD</sub>, T<sub>A</sub>=-20 to 70°C)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t <sub>smd</sub>	—	—	300	nS
Receive data input set-up time	t <sub>sms</sub>	200	—	—	nS
Receive data input hold time	t <sub>smh</sub>	200	—	—	nS



#### • Slave mode 1


(Unless otherwise specified: V<sub>DD</sub>=1.5V, V<sub>SS</sub>=0V, fosc=32.768kHz, V<sub>IH1</sub>=0.8V<sub>DD</sub>, V<sub>IL1</sub>=0.2V<sub>DD</sub>, V<sub>OH</sub>=0.8V<sub>DD</sub>, V<sub>OL</sub>=0.2V<sub>DD</sub>, T<sub>A</sub>=-20 to 70°C)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t <sub>ssd</sub>	—	—	5	μS
Receive data input set-up time	t <sub>sss</sub>	10	—	—	μS
Receive data input hold time	t <sub>ssh</sub>	5	—	—	μS

#### • Slave mode 2

(Unless otherwise specified: V<sub>DD</sub>=3.0V, V<sub>SS</sub>=0V, fosc=1MHz, V<sub>IH1</sub>=0.8V<sub>DD</sub>, V<sub>IL1</sub>=0.2V<sub>DD</sub>, V<sub>OH</sub>=0.8V<sub>DD</sub>, V<sub>OL</sub>=0.2V<sub>DD</sub>, T<sub>A</sub>=-20 to 70°C)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t <sub>ssd</sub>	—	—	300	nS
Receive data input set-up time	t <sub>sss</sub>	200	—	—	nS
Receive data input hold time	t <sub>ssh</sub>	200	—	—	nS



**RESET input**



(Unless otherwise specified: VDD=1.5/3.0V, Vss=0V, VIH=0.5VDD, Vil=0.1VDD, Ta=-20 to 70°C)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
RESET input time	tsr	5.0			mS

**Power-on reset**

(Unless otherwise specified: VDD=1.5/3.0V, Ta=-20 to 70°C)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Operating supply voltage	$V_{sr}$	$0.8 \cdot V_{DD}$			V
RESET input time	$t_{psr}$	5.0			mS



\*1 When the built-in pull-up resistor is not used.

\*2 Because the potential of the RESET terminal not reached  $V_{DD}$  level or higher.**● Oscillation Characteristics**

Oscillation characteristics will vary according to different conditions (elements used, board pattern). Use the following characteristics are as reference values.

**CR oscillation frequency characteristics (reference value)**

### Crystal oscillation

(Unless otherwise specified: VDD=3.0V, Vss=0V, fosc=32.768kHz, Crystal: C-002R (Cl=35kΩ), Cg=25pF, Cd=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (Heavy load protection mode ON)	0.8			V
		tsta≤3sec (Heavy load protection mode OFF)	1.1			V
Oscillation stop voltage	Vstp	tstp≤10sec (Heavy load protection mode ON)	0.8			V
		tstp≤10sec (Heavy load protection mode OFF)	1.1			V
Built-in capacitance (drain)	Cd	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	$\partial f/\partial V$	VDD=0.8 to 3.6V (Heavy load protection mode ON)			5	ppm
		VDD=1.1 to 3.6V (Heavy load protection mode OFF)			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial Cg$	Cg=5 to 25pF	30	40		ppm
Harmonic oscillation start voltage	Vhho	Cg=5pF (VDD)	3.6			V
Permitted leak resistance	Rleak	Between OSC1 and VDD, Vss	200			MΩ

### CR oscillation

(Unless otherwise specified: VDD=3.0V, Vss=0V, RCR=1MΩ, Ta=25°C)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	$\partial fosc_{CCR}$	623B (Heavy load protection ON, VDD=0.8 to 3.6V)	-20	40kHz	+20	%
		623B (Heavy load protection OFF, VDD=1.1 to 3.6V)	-20	40kHz	+20	%
		62A3B (VDD=1.7 to 3.6V)	-30	500kHz	+30	%
Oscillation start voltage	Vsta	623B	0.8			V
		62A3B	1.7			V
Oscillation start time	tsta				3	mS
Oscillation stop voltage	Vstp	623B	0.8			V
		62A3B	1.7			V

### Ceramic oscillation


(Unless otherwise specified: VDD=3.0V, Vss=0V, Ceramic oscillator: CSA1.0MG, Cgc=Cdc=100pF, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta		1.7			V
Oscillation start time	tsta				20	mS

## ■ PACKAGE DIMENSIONS



## ■ BASIC EXTERNAL CONNECTION DIAGRAM



**NOTICE**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

**SEIKO EPSON CORPORATION****ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department  
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

**ED International Marketing Department I (Europe & U.S.A.)**  
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564**ED International Marketing Department II (Asia)**  
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

