



■ BLOCK DIAGRAM




■ PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	COM2	13	SEG12	25	P00	37	VDD
2	COM3	14	SEG13	26	N.C.	38	OSC1
3	SEG0	15	SEG14	27	RESET	39	OSC2
4	SEG1	16	SEG15	28	K00	40	Vd1
5	SEG2	17	SEG16	29	K01	41	CA
6	SEG3	18	SEG17	30	K02	42	CB
7	SEG4	19	SEG18	31	K03	43	N.C.
8	SEG6	20	SEG19	32	R00	44	Vc1
9	SEG8	21	TEST	33	R01	45	Vc2
10	SEG9	22	P03	34	R02	46	Vc3
11	SEG10	23	P02	35	R03	47	COM0
12	SEG11	24	P01	36	VSS	48	COM1

N.C. = No Connection



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	Vc2	16	SEG9	31	SEG24	46	K02
2	Vc3	17	SEG10	32	SEG25	47	K03
3	COM0	18	SEG11	33	TEST	48	R00
4	COM1	19	SEG12	34	P03	49	R01
5	COM2	20	SEG13	35	P02	50	R02
6	COM3	21	SEG14	36	P01	51	R03
7	SEG0	22	SEG15	37	P00	52	N.C.
8	SEG1	23	SEG16	38	N.C.	53	VSS
9	SEG2	24	SEG17	39	N.C.	54	VDD
10	SEG3	25	SEG18	40	N.C.	55	OSC1
11	SEG4	26	SEG19	41	N.C.	56	OSC2
12	SEG5	27	SEG20	42	N.C.	57	Vd1
13	SEG6	28	SEG21	43	RESET	58	CA
14	SEG7	29	SEG22	44	K00	59	CB
15	SEG8	30	SEG23	45	K01	60	Vc1

N.C. = No Connection

■ PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP12-48pin	QFP5-60pin		
VDD	37	54	(I)	Power supply pin (+)
VSS	36	53	(I)	Power supply pin (-)
VD1	40	57	-	Oscillation and internal logic system regulated voltage output pin
VC1	44	60	-	LCD system regulated voltage output pin (approx. 1.05 V)
VC2	45	1	-	LCD system booster voltage output pin (VC1 × 2)
VC3	46	2	-	LCD system booster voltage output pin (VC1 × 3)
CA, CB	41, 42	58, 59	-	Boost capacitor connecting pin
OSC1	38	55	I	Oscillation input pin (crystal, CR or ceramic *)
OSC2	39	56	O	Oscillation output pin (crystal, CR or ceramic *)
K00-K03	28-31	44-47	I	Input port pin
P00	25	37	I/O	I/O port pin or serial I/F data input/output pin *
P01	24	36	I/O	I/O port pin, serial I/F data output pin or input-only pin *
P02	23	35	I/O	I/O port pin or serial I/F clock output pin *
P03	22	34	I/O	I/O port pin, serial I/F ready signal output pin or input-only pin *
R00	32	48	O	Output port pin, buzzer or FOUT output pin *
R01	33	49	O	Output port pin or buzzer output pin *
R02, R03	34, 35	50, 51	O	Output port pin
SEG0-4	3-7	7-11	O	LCD segment output pin or DC output pin *
SEG5	-	12	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
SEG6	8	13	O	LCD segment output pin or DC output pin *
SEG7	-	14	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
SEG8-19	9-20	15-26	O	LCD segment output pin or DC output pin *
SEG20-25	-	27-32	O	LCD segment output pin or DC output pin * (QFP5-60pin only)
COM0-3	47, 48, 1, 2	3-6	O	LCD common output pin
RESET	27	43	I	Initial reset input pin
TEST	21	33	I	Input pin for test

* Selected by mask option

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	Vi	-0.5 to VDD + 0.3	V
Input voltage (2)	VIOSC	-0.5 to VD1 + 0.3	V
Permissible total output current *1	ΣIvDD	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	-
Permissible dissipation *2	Pd	250	mW

(VSS=0V)

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

*2: In case of plastic package (QFP12-48pin).

● Recommended Operating Conditions

Condition	Symbol	Remark	(Ta=-20 to 70°C)			
			Min.	Typ.	Max.	Unit
Supply voltage	VDD	E0C623B (Crystal oscillation)	1.1		3.6	V
		E0C623B (Crystal oscillation + HVLD*1)	0.8		3.6	V
		E0C623B (CR oscillation)	1.1		3.6	V
		E0C623B (CR oscillation + HVLD*1)	0.8		3.6	V
		E0C62A3B (CR oscillation)	1.7		3.6	V
		E0C62A3B (Ceramic oscillation)	1.7		3.6	V
Oscillation frequency	fosc	E0C623B (Crystal oscillation)	-	32.768	-	kHz
		E0C623B (CR oscillation)	30		80	kHz
		E0C62A3B (CR oscillation)			500	kHz
		E0C62A3B (Ceramic oscillation)			1M	Hz

*1: HVLD = Heavy load protection mode

● DC Characteristics

(Unless otherwise specified: V_{DD}=1.5V, V_{SS}=0V, f_{osc}=32.768kHz, Ta=25°C, V_{D1}/V_{C1}-V_{C3} are internal voltage, C₁-C₅=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00-K03, P00-P03	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00-K03, P00-P03	0		0.1•V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1•V _{DD}	V
High level input current	I _{IH}	V _{IH} =1.5V K00-K03, P00-P03, RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No pull up K00-K03, P00-P03 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With pull up K00-K03, P00-P03 RESET, TEST	-16	-10	-6	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00-R03, P00-P03			-0.3	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ, B̄Z, FOUT			-0.3	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00-R03, P00-P03	0.7			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ, B̄Z, FOUT	0.7			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0-COM3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0-SEG25			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9•V _{DD} SEG0-SEG25			-100	μA
	I _{OL5}	V _{OL5} =0.1•V _{DD}	100			μA

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, f_{osc}=32.768kHz, Ta=25°C, V_{D1}/V_{C1}-V_{C3} are internal voltage, C₁-C₅=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00-K03, P00-P03	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00-K03, P00-P03	0		0.1•V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1•V _{DD}	V
High level input current	I _{IH}	V _{IH} =3.0V K00-K03, P00-P03, RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No pull up K00-K03, P00-P03 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With pull up K00-K03, P00-P03 RESET, TEST	-32	-20	-12	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00-R03, P00-P03			-1.5	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ, B̄Z, FOUT			-1.5	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00-R03, P00-P03	6			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ, B̄Z, FOUT	6			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0-COM3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0-SEG25			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9•V _{DD} SEG0-SEG25			-300	μA
	I _{OL5}	V _{OL5} =0.1•V _{DD}	300			μA

● Analog Circuit Characteristics and Current Consumption

LCD drive voltage

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, f_{osc}=32.768kHz, Ta=25°C, V_{D1}/V_{C1}-V_{C3} are internal voltage, C₁-C₅=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	V _{C1}	Connect 1MΩ load resistor between V _{SS} and V _{C1} (no panel load)	0.95	1.05	1.15	V
	V _{C2}	Connect 1MΩ load resistor between V _{SS} and V _{C2} (no panel load)	2•V _{C1} ×0.9		2•V _{C1} +0.1	V
	V _{C3}	Connect 1MΩ load resistor between V _{SS} and V _{C3} (no panel load)	3•V _{C1} ×0.9		3•V _{C1} +0.1	V

Current consumption

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{D1}/V_{C1}-V_{C3}$ are internal voltage, $C_1-C_5=0.1\mu F$, No panel load)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
Current consumption	IOP	HALT mode	623B Crystal oscillation (32.768kHz)	–	2.5	5.0	μA
			623B Crystal oscillation (32.768kHz)+HVLD*1	–	6.5	9.0	μA
			623B CR oscillation (40kHz)	–	3.0	6.0	μA
			623B CR oscillation (40kHz)+HVLD*1	–	7.0	10.0	μA
			62A3B CR oscillation (250kHz)	–	55	110	μA
			62A3B Ceramic oscillation (1MHz)	–	80	200	μA
		RUN mode	623B Crystal oscillation (32.768kHz)	–	3.0	6.0	μA
			623B Crystal oscillation (32.768kHz)+HVLD*1	–	7.0	10.0	μA
			623B CR oscillation (40kHz)	–	3.5	7.0	μA
			623B CR oscillation (40kHz)+HVLD*1	–	7.5	11.0	μA
			62A3B CR oscillation (250kHz)	–	60	120	μA
			62A3B Ceramic oscillation (1MHz)	–	100	200	μA
		SLEEP mode	623B CR oscillation	–	–	1.0	μA
			62A3B CR oscillation	–	–	1.0	μA
			62A3B Ceramic oscillation	–	–	1.0	μA

*1: HVLD = Heavy load protection mode

AC Characteristics

Serial interface

• Master mode 1


(Unless otherwise specified: $V_{DD}=1.5V$, $V_{SS}=0V$, $f_{osc}=32.768kHz$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t_{smd}	–	–	5	μS
Receive data input set-up time	t_{sms}	10	–	–	μS
Receive data input hold time	t_{smh}	5	–	–	μS

• Master mode 2

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc}=1MHz$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t_{smd}	–	–	300	nS
Receive data input set-up time	t_{sms}	200	–	–	nS
Receive data input hold time	t_{smh}	200	–	–	nS



• Slave mode 1


(Unless otherwise specified: $V_{DD}=1.5V$, $V_{SS}=0V$, $f_{osc}=32.768kHz$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t_{ssd}	–	–	5	μS
Receive data input set-up time	t_{sss}	10	–	–	μS
Receive data input hold time	t_{ssh}	5	–	–	μS

• Slave mode 2

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc}=1MHz$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$, $T_a=-20$ to $70^{\circ}C$)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmit data output delay time	t_{ssd}	–	–	300	nS
Receive data input set-up time	t_{sss}	200	–	–	nS
Receive data input hold time	t_{ssh}	200	–	–	nS



RESET input

(Unless otherwise specified: $V_{DD}=1.5/3.0V$, $V_{SS}=0V$, $V_{IH}=0.5V_{DD}$, $V_{IL}=0.1V_{DD}$, $T_a=-20$ to $70^{\circ}C$)



Characteristic	Symbol	Min.	Typ.	Max.	Unit
RESET input time	t_{sr}	5.0			mS



Power-on reset

(Unless otherwise specified: $V_{DD}=1.5/3.0V$, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Operating supply voltage	V_{sr}	$0.8 \cdot V_{DD}$			V
RESET input time	t_{psr}	5.0			mS




*1 When the built-in pull-up resistor is not used.

*2 Because the potential of the RESET terminal not reached V_{DD} level or higher.

● Oscillation Characteristics

Oscillation characteristics will vary according to different conditions (elements used, board pattern). Use the following characteristics as reference values.

CR oscillation frequency characteristics (reference value)



Crystal oscillation

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, f_{osc}=32.768kHz, Crystal: C-002R (C_I=35kΩ), C_G=25pF, C_D=built-in, T_a=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{sta}	t _{sta} ≤3sec (Heavy load protection mode ON)	0.8			V
		t _{sta} ≤3sec (Heavy load protection mode OFF)	1.1			V
Oscillation stop voltage	V _{stp}	t _{stp} ≤10sec (Heavy load protection mode ON)	0.8			V
		t _{stp} ≤10sec (Heavy load protection mode OFF)	1.1			V
Built-in capacitance (drain)	C _D	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	∂f/∂V	V _{DD} =0.8 to 3.6V (Heavy load protection mode ON)			5	ppm
		V _{DD} =1.1 to 3.6V (Heavy load protection mode OFF)			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	30	40		ppm
Harmonic oscillation start voltage	V _{hho}	C _G =5pF (V _{DD})	3.6			V
Permitted leak resistance	R _{leak}	Between OSC1 and V _{DD} , V _{SS}	200			MΩ

CR oscillation

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, R_{CR}=1MΩ, T_a=25°C)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	∂f _{oscCR}	623B (Heavy load protection ON, V _{DD} =0.8 to 3.6V)	-20	40kHz	+20	%
		623B (Heavy load protection OFF, V _{DD} =1.1 to 3.6V)	-20	40kHz	+20	%
		62A3B (V _{DD} =1.7 to 3.6V)	-30	500kHz	+30	%
Oscillation start voltage	V _{sta}	623B	0.8			V
		62A3B	1.7			V
Oscillation start time	t _{sta}				3	mS
Oscillation stop voltage	V _{stp}	623B	0.8			V
		62A3B	1.7			V

Ceramic oscillation


(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, Ceramic oscillator: CSA1.0MG, C_{GC}=C_{DC}=100pF, T_a=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{sta}		1.7			V
Oscillation start time	t _{sta}				20	mS

PACKAGE DIMENSIONS




■ BASIC EXTERNAL CONNECTION DIAGRAM



X'tal	Crystal oscillator	32.768 kHz, C _i (Max.)=35 kΩ
CGX	Trimmer capacitor	5~25pF
RCR	Resistor for CR oscillation	See Section 6.6.
CR	Ceramic oscillator	1 MHz
CGC	Capacitor	100 pF
CDC	Capacitor	100 pF
C1~C5	Capacitor	0.1 μF
Cp	Capacitor	3.3 μF

Examples of pattern and oscillator layout



Note: • The above table is simply an example, and is not guaranteed to work.

- When using the crystal oscillation circuit and ceramic oscillation circuit, make a board pattern with noise measure as shown above.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1 and V_{DD}, please keep enough distance between V_{DD} and other signals on the board pattern.
- Precautions for Visible Radiation
Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

