

E0C88308

8-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Dot-matrix LCD Driver
- 512K-byte Addressable Space
- Wide-range Operating Voltage (1.8V to 5.5V)
- High Speed Operation in Low Voltage (0.48μsec/3.0V)

■ DESCRIPTION

The E0C88308 is a CMOS 8-bit microcomputer composed of a CMOS 8-bit core CPU, ROM, RAM, I/O, serial interface, dot-matrix LCD driver, timer and event counter. The E0C88308 is best suited for systems needing a large-sized memory and screen, such as a high performance data bank or an electronic dictionary.


■ FEATURES

- CMOS LSI 8-bit parallel processing
- Clock Twin clock system Low-speed clock: 32.768kHz
High-speed clock: 4.2MHz (3V) / 8MHz (5V)
- Instruction execution time 0.48μsec (Min.)
- Multiplication and division instructions included
- ROM capacity 8K × 8 bits
- RAM capacity 256 × 8 bits (Working RAM)
402 × 8 bits (Display RAM)
- Addressing 512K-byte (19 bits)
Address bus: 19-bit ROM addressing, 19-bit RAM addressing
(Can be used as general output ports when the address bus is not used.)
Data bus : 8 bits
(Can be used as general I/O ports when the data bus is not used.)
 \overline{CE} signal : 4 bits
 \overline{WR} signal : 1 bit (Can be used as general output ports
 \overline{RD} signal : 1 bit when the control signals are not used.)
- I/O port Input only : 9 bits (EVIN is available by software)
Output only : 5 bits (BZ, CL, FR, FOUT and TOUT are available by software)
Bidirectional I/O : 8 bits (\overline{SRDY} , \overline{SCLK} , SIN, SOUT, CMPP0, CMPM0, CMPP1 and CMPM1 are available by software)
- Serial interface 1 channel (Clock synchronous or Asynchronous can be selected by software)
- LCD driver Dot-matrix type (5 × 8 or 5 × 5)
57 segments × 16 commons (1/16 duty, 1/5 bias)
41 segments × 32 commons (1/32 duty, 1/5 bias)
Built-in power supply circuit for LCD driver (voltage booster)
(LCD segments can be expanded with external LCD driver)
- Timer 8-bit programmable timer/event counter : 2 channels
(16-bit 1 channel timer is available)
Time base counter (8 bits) : 1 channel
Stopwatch timer (8 bits) : 1 channel
- Sound generator 8 levels, with envelope, volume adjustment and 1 shot functions


- Watchdog timer Generates NMI
- Supply voltage detection (SVD) circuit 16 levels (0.2V steps from 1.8V to 5.5V) can be detected
- Analog comparator 2 channels built-in (Bidirectional I/O port is used as the input port)
- Interrupt External : 2 systems (SCI, K inputs)
Internal : 4 systems (W/D, PTM/EV, TMB, SW)
- Supply voltage 1.8V to 5.5V
- Current consumption

| | | | |
|------------|-------|----------------|------------------|
| SLEEP mode | 200nA | (3V) | (Low power mode) |
| HALT mode | 1.0μA | (32.768kHz/3V) | (Low power mode) |
| RUN mode | 8.0μA | (32.768kHz/3V) | (Low power mode) |
| | 1.8mA | (4.2MHz/3V) | (Normal mode) |
- Package QFP8-160pin (plastic)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



| Pin No. | Pin name | Pin No. | Pin name | Pin No. | Pin name | Pin No. | Pin name |
|---------|-------------|---------|-------------|---------|-----------|---------|----------|
| 1 | N.C. | 41 | N.C. | 81 | OSC1 | 121 | N.C. |
| 2 | SEG13 | 42 | COM22/SEG50 | 82 | OSC2 | 122 | R06/A6 |
| 3 | SEG14 | 43 | COM21/SEG51 | 83 | TEST | 123 | R07/A7 |
| 4 | SEG15 | 44 | COM20/SEG52 | 84 | RESET | 124 | R10/A8 |
| 5 | SEG16 | 45 | COM19/SEG53 | 85 | MCU/MPU | 125 | R11/A9 |
| 6 | SEG17 | 46 | COM18/SEG54 | 86 | N.C. | 126 | R12/A10 |
| 7 | SEG18 | 47 | COM17/SEG55 | 87 | K10/EVIN | 127 | R13/A11 |
| 8 | SEG19 | 48 | COM16/SEG56 | 88 | K07 | 128 | R14/A12 |
| 9 | SEG20 | 49 | COM15 | 89 | K06 | 129 | R15/A13 |
| 10 | SEG21 | 50 | COM14 | 90 | K05 | 130 | R16/A14 |
| 11 | SEG22 | 51 | COM13 | 91 | K04 | 131 | R17/A15 |
| 12 | SEG23 | 52 | COM12 | 92 | K03 | 132 | R20/A16 |
| 13 | SEG24 | 53 | COM11 | 93 | K02 | 133 | R21/A17 |
| 14 | SEG25 | 54 | COM10 | 94 | K01 | 134 | R22/A18 |
| 15 | SEG26 | 55 | COM9 | 95 | K00 | 135 | R23/RD |
| 16 | SEG27 | 56 | COM8 | 96 | P17/CMPP1 | 136 | R24/WR |
| 17 | SEG28 | 57 | COM7 | 97 | P16/CMPP1 | 137 | R25/CL |
| 18 | SEG29 | 58 | COM6 | 98 | P15/CMPP0 | 138 | R26/FR |
| 19 | SEG30 | 59 | COM5 | 99 | P14/CMPP0 | 139 | R27/TOUT |
| 20 | SEG31 | 60 | COM4 | 100 | P13/SRDY | 140 | R30/CE0 |
| 21 | N.C. | 61 | N.C. | 101 | P12/SCLK | 141 | N.C. |
| 22 | SEG32 | 62 | COM3 | 102 | P11/SOUT | 142 | R31/CE1 |
| 23 | SEG33 | 63 | COM2 | 103 | P10/SIN | 143 | R32/CE2 |
| 24 | SEG34 | 64 | COM1 | 104 | P07/D7 | 144 | R33/CE3 |
| 25 | SEG35 | 65 | COM0 | 105 | P06/D6 | 145 | R34/FOUT |
| 26 | SEG36 | 66 | CE | 106 | P05/D5 | 146 | R50/BZ |
| 27 | SEG37 | 67 | CD | 107 | P04/D4 | 147 | SEG0 |
| 28 | SEG38 | 68 | CC | 108 | P03/D3 | 148 | SEG1 |
| 29 | SEG39 | 69 | CB | 109 | P02/D2 | 149 | SEG2 |
| 30 | SEG40 | 70 | CA | 110 | P01/D1 | 150 | SEG3 |
| 31 | COM31/SEG41 | 71 | Vc5 | 111 | P00/D0 | 151 | SEG4 |
| 32 | COM30/SEG42 | 72 | Vc4 | 112 | N.C. | 152 | SEG5 |
| 33 | COM29/SEG43 | 73 | Vc3 | 113 | N.C. | 153 | SEG6 |
| 34 | COM28/SEG44 | 74 | Vc2 | 114 | R00/A0 | 154 | SEG7 |
| 35 | COM27/SEG45 | 75 | Vc1 | 115 | R01/A1 | 155 | SEG8 |
| 36 | COM26/SEG46 | 76 | OSC3 | 116 | R02/A2 | 156 | SEG9 |
| 37 | COM25/SEG47 | 77 | OSC4 | 117 | R03/A3 | 157 | SEG10 |
| 38 | COM24/SEG48 | 78 | Vd1 | 118 | R04/A4 | 158 | SEG11 |
| 39 | COM23/SEG49 | 79 | Vdd | 119 | R05/A5 | 159 | SEG12 |
| 40 | N.C. | 80 | Vss | 120 | N.C. | 160 | N.C. |

N.C. : No Connection

■ PIN DESCRIPTION

| Pin name | Pin No. | In/Out | Function |
|-----------------------------|-------------------------|--------|--|
| VDD | 79 | – | Power supply (+) terminal |
| VSS | 80 | – | Power supply (GND) terminal |
| VD1 | 78 | – | Regulated voltage output terminal for oscillators |
| Vc1–Vc5 | 75–71 | O | LCD drive voltage output terminals |
| CA–CE | 70–66 | – | Booster capacitor connection terminals for LCD |
| OSC1 | 81 | I | OSC1 oscillation input terminal (select crystal oscillation/CR oscillation/external clock input with mask option) |
| OSC2 | 82 | O | OSC1 oscillation output terminal |
| OSC3 | 76 | I | OSC3 oscillation input terminal (select crystal/ceramic/CR oscillation/external clock input with mask option) |
| OSC4 | 77 | O | OSC3 oscillation output terminal |
| MCU/MPU | 85 | I | Terminal for setting MCU or MPU modes |
| K00–K07 | 88–95 | I | Input port (K00–K07) terminal |
| K10/EVIN | 87 | I | Input port (K10) terminal or event counter external clock (EVIN) input terminal |
| R00–R07 /A0–A7 | 114–119, 122, 123 | O | Output port (R00–R07) terminals or address bus (A0–A7) |
| R10–R17 /A8–A15 | 124–131 | O | Output port (R10–R17) terminals or address bus (A8–A15) |
| R20–R22 /A16–A18 | 132–134 | O | Output port (R20–R22) terminals or address bus (A16–A18) |
| R23/RD | 135 | O | Output port (R23) terminal or read signal (\overline{RD}) output terminal |
| R24/WR | 136 | O | Output port (R24) terminal or write signal (\overline{WR}) output terminal |
| R25/CL | 137 | O | Output port (R25) terminal or LCD synchronous signal (CL) output terminal |
| R26/FR | 138 | O | Output port (R26) terminal or LCD frame signal (FR) output terminal |
| R27/TOUT | 139 | O | Output port (R27) terminal or programmable timer underflow signal (TOUT) output terminal |
| R30–R33 /CE0–CE3 | 140, 142–144 | O | Output port (R30–R33) terminals or chip enable (CE0–CE3) output terminals |
| R34/FOUT | 145 | O | Output port (R34) terminal or clock (FOUT) output terminal |
| R50/BZ | 146 | O | Output port (R50) terminal or buzzer (BZ) output terminal |
| P00–P07/D0–D7 | 104–111 | I/O | I/O port (P00–P07) terminals or data bus (D0–D7) |
| P10/SIN | 103 | I/O | I/O port (P10) terminal or serial I/F data input (SIN) terminal |
| P11/SOUT | 102 | I/O | I/O port (P11) terminal or serial I/F data output (SOUT) terminal |
| P12/SCLK | 101 | I/O | I/O port (P12) terminal or serial I/F clock (\overline{SCLK}) I/O terminal |
| P13/SRDY | 100 | I/O | I/O port (P13) terminal or serial I/F ready signal (\overline{SRDY}) output terminal |
| P14/CMPP0 | 99 | I/O | I/O port (P14) terminal or comparator 0 non-inverted input terminal |
| P15/CMPM0 | 98 | I/O | I/O port (P15) terminal or comparator 0 inverted input terminal |
| P16/CMPP1 | 97 | I/O | I/O port (P16) terminal or comparator 1 non-inverted input terminal |
| P17/CMPM1 | 96 | I/O | I/O port (P17) terminal or comparator 1 inverted input terminal |
| COM0–COM15 | 65–62, 60–49 | O | LCD common output terminals |
| COM16–COM31 /SEG56–SEG41 | 48–42, 39–31 | O | LCD common output terminals (when 1/32 duty is selected) or LCD segment output terminal (when 1/16 or 1/8 duty is selected) |
| SEG0–SEG40 | 147–159, 2–20, 22–30 | O | LCD segment output terminals |
| RESET | 84 | I | Initial reset input terminal |
| TEST | * 83 | I | Test input terminal |

* TEST is the terminal used for outgoing inspection of the IC. For normal operation be sure it is connected to VDD.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS} = 0V)

| Rating | Symbol | Condition | Value | Unit | Note |
|------------------------------|------------------|------------------------|-------------------------------|------|------|
| Power voltage | V _{DD} | | -0.3 to +7.0 | V | |
| Liquid crystal power voltage | V _{C5} | | -0.3 to +7.0 | V | |
| Input voltage | V _I | | -0.3 to V _{DD} + 0.3 | V | |
| Output voltage | V _O | | -0.3 to V _{DD} + 0.3 | V | 1 |
| High level output current | I _{OH} | 1 terminal | -5 | mA | |
| | | Total of all terminals | -20 | mA | |
| Low level output current | I _{OL} | 1 terminal | 5 | mA | |
| | | Total of all terminals | 20 | mA | |
| Permitted loss | P _D | | 200 | mW | 2 |
| Operating temperature | T _{opr} | | -40 to +85 | °C | |
| Storage temperature | T _{stg} | | -65 to +150 | °C | |

Note) 1 Case that to Nch open drain output by the mask option is included.
 2 In case of plastic package.

● Recommended Operating Conditions

(V_{SS} = 0V, T_a = -40 to 85°C)

| Condition | Symbol | Remark | Min. | Typ. | Max. | Unit | Note |
|---|--|---|------|--------|------|------|------|
| Operating power voltage (Normal mode) | V _{DD} | | 2.4 | | 5.5 | V | |
| Operating power voltage (Low power mode) | V _{DD} | | 1.8 | | 3.5 | V | |
| Operating power voltage (High speed mode) | V _{DD} | | 3.5 | | 5.5 | V | |
| Operating frequency (Normal mode) | f _{OSC1} f _{OSC3} | V _{DD} = 2.4 to 5.5V | 30 | 32.768 | 50 | kHz | 3 |
| | | | 0.03 | | 4.2 | MHz | 3 |
| Operating frequency (Low power mode) | f _{OSC1} | V _{DD} = 1.8 to 3.5V | 30 | 32.768 | 50 | kHz | 3 |
| Operating frequency (High speed mode) | f _{OSC1} f _{OSC3} | V _{DD} = 3.5 to 5.5V | 30 | 32.768 | 50 | kHz | 3 |
| | | | 0.03 | | 8.2 | MHz | 3 |
| Liquid crystal power voltage | V _{C5} | V _{C5} ≥ V _{C4} ≥ V _{C3} ≥ V _{C2} ≥ V _{C1} ≥ V _{SS} | | | 6.0 | V | 4 |
| Capacitor between V _{D1} and V _{SS} | C1 | | | 0.1 | | μF | |
| Capacitor between V _{C1} and V _{SS} | C2 | | | 0.1 | | μF | 5 |
| Capacitor between V _{C2} and V _{SS} | C3 | | | 0.1 | | μF | 5 |
| Capacitor between V _{C3} and V _{SS} | C4 | | | 0.1 | | μF | 5 |
| Capacitor between V _{C4} and V _{SS} | C5 | | | 0.1 | | μF | 5 |
| Capacitor between V _{C5} and V _{SS} | C6 | | | 0.1 | | μF | 5 |
| Capacitor between CA and CB | C7 | | | 0.1 | | μF | 5 |
| Capacitor between CA and CC | C8 | | | 0.1 | | μF | 5 |
| Capacitor between CD and CE | C9 | | | 0.1 | | μF | 5 |
| Resistor between V _{C1} and V _{SS} | R1 | | | 100 | | kΩ | 6 |

Note) 3 When an external clock is input from the OSC1 terminal by the mask option, do not connect anything to the OSC2 terminal, and when an external clock is input from the OSC3 terminal, do not connect to the OSC4 terminal.
 4 When external power supply is selected by the mask option.
 5 When LCD drive power is not used, the capacitor is not necessary. In this case, do not connect anything to V_{C1} to V_{C5} and CA to CE terminals.
 6 It is necessary when the panel load is large and for 1/32 duty driving. The resistance value should be decided by connecting it to the actual panel to be used.

● DC Characteristics

(Unless otherwise specified: V_{DD} = 1.8 to 5.5V, V_{SS} = 0V, T_a = -40 to 85°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|--|-------------------|---|--------------------|------|--------------------|------|------|
| High level input voltage (1) | V _{IH1} | Kxx, Pxx, MCU/MPU | 0.8V _{DD} | | V _{DD} | V | |
| Low level input voltage (1) | V _{IL1} | Kxx, Pxx, MCU/MPU | 0 | | 0.2V _{DD} | V | |
| High level input voltage (2) (Normal mode) | V _{IH2} | OSC1, OSC3 | 1.6 | | V _{DD} | V | 7 |
| High level input voltage (2) (Low power mode) | V _{IH2} | OSC1 | 1.0 | | V _{DD} | V | 7 |
| High level input voltage (2) (High speed mode) | V _{IH2} | OSC1, OSC3 | 2.4 | | V _{DD} | V | 7 |
| Low level input voltage (2) (Normal mode) | V _{IL2} | OSC1, OSC3 | 0 | | 0.6 | V | 7 |
| Low level input voltage (2) (Low power mode) | V _{IL2} | OSC1 | 0 | | 0.3 | V | 7 |
| Low level input voltage (2) (High speed mode) | V _{IL2} | OSC1, OSC3 | 0 | | 0.9 | V | 7 |
| High level schmitt input voltage | V _{T+} | RESET | 0.5V _{DD} | | 0.9V _{DD} | V | |
| Low level schmitt input voltage | V _{T-} | RESET | 0.1V _{DD} | | 0.5V _{DD} | V | |
| High level output current | I _{OH} | Pxx, Rxx, V _{OH} = 0.9V _{DD} | | | -0.5 | mA | |
| Low level output current | I _{OL} | Pxx, Rxx, V _{OL} = 0.1V _{DD} | 0.5 | | | mA | |
| Input leak current | I _{LI} | Kxx, Pxx, RESET, MCU/MPU | -1 | | 1 | μA | |
| Output leak current | I _{LO} | Pxx, Rxx | -1 | | 1 | μA | |
| Input pull-up resistance | R _{IN} | Kxx, Pxx, RESET, MCU/MPU | 100 | | 500 | kΩ | 8 |
| Input terminal capacitance | C _{IN} | Kxx, Pxx, V _{IN} = 0V, f = 1MHz, T _a = 25°C | | | 15 | pF | |
| Segment/Common output current | I _{SEGH} | SEGxx, COMxx, V _{SEGH} = V _{C5} -0.1V | | | -5 | μA | |
| | I _{SEGL} | SEGxx, COMxx, V _{SEGL} = 0.1V | 5 | | | μA | |

Note) 7 When external clock is selected by mask option.
 8 When addition of pull-up resistor is selected by mask option.

● SVD Circuit

(Unless otherwise specified: V_{DD} = 1.8 to 5.5V, V_{SS} = 0V, Ta = 25°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|----------------|--------|---------------------|----------|------|----------|------|------|
| SVD voltage | VSVD | Level 1 → Level 0 | Typ×0.92 | 1.82 | Typ×1.08 | V | |
| | | Level 2 → Level 1 | | 2.00 | | V | |
| | | Level 3 → Level 2 | | 2.18 | | V | |
| | | Level 4 → Level 3 | | 2.36 | | V | |
| | | Level 5 → Level 4 | | 2.54 | | V | |
| | | Level 6 → Level 5 | | 2.72 | | V | |
| | | Level 7 → Level 6 | | 2.90 | | V | |
| | | Level 8 → Level 7 | | 3.08 | | V | |
| | | Level 9 → Level 8 | | 3.26 | | V | |
| | | Level 10 → Level 9 | | 3.45 | | V | |
| | | Level 11 → Level 10 | | 3.65 | | V | |
| | | Level 12 → Level 11 | | 3.85 | | V | |
| | | Level 13 → Level 12 | | 4.05 | | V | |
| | | Level 14 → Level 13 | | 4.25 | | V | |
| | | Level 15 → Level 14 | | 4.50 | | V | |

● Analog Comparator

(Unless otherwise specified: V_{DD} = 1.8 to 5.5V, V_{SS} = 0V, Ta = 25°C)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|---|--------|--|------|------|-----------------------|------|---------|
| Analog comparator operating voltage input range | VCMP | Non-inverted input (CMPP) | 0.7 | | V _{DD} - 0.7 | V | 9 |
| Analog comparator offset voltage | VCMM | Inverted input (CMPM) | 0.7 | | V _{DD} - 0.7 | V | 9 |
| Analog comparator stability time | VCMOF | VCMP = 0.7V to V _{DD} - 0.7V VCMM = 0.7V to V _{DD} - 0.7V | | | 20 | mV | 9 |
| Analog comparator response time | tCMP1 | | | | 1 | mS | 10 |
| Analog comparator response time | tCMP2 | VCMP = 0.7V to V _{DD} - 0.7V VCMM = 0.7V to V _{DD} - 0.7V VCMP = VCMM ± 0.025V | | | 2 | mS | 9 11 |

- Note) 9 When "without pull-up resistor" (comparator input terminal) is selected by mask option.
 10 Stability time is the time from turning the circuit ON until the circuit is stabilized.
 11 Response time is the time that the output result responds to the input signal.

● Current Consumption

(Unless otherwise specified: V_{DD} = Within the operating voltage in each operating mode, V_{SS} = 0V, Ta = 25°C,
 OSC1 = 32.768kHz crystal oscillation, C_G = 25pF, OSC3 = External clock input, Non heavy load protection mode, C1-C9 = 0.1μF, No panel load)

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
|-----------------------------------|---------------------------------|------------------------------------|--------------------|------|------|------|------|
| Power current (Normal mode) | I _{DD1} | In SLEEP status *1 | | 0.3 | 1 | μA | |
| | I _{DD2} | In HALT status *2 | | 2 | 5 | μA | |
| | I _{DD3} | CPU is in operating (32.768kHz) *3 | | 14 | 18 | μA | |
| | I _{DD4} | CPU is in operating (1MHz) *4 | | 0.45 | 0.60 | mA | |
| | I _{HVL} | In heavy load protection mode | | 25 | 50 | μA | 12 |
| Power current (Low power mode) | I _{DD1} | In SLEEP status *1 | | 0.2 | 1 | μA | |
| | I _{DD2} | In HALT status *2 | | 1 | 5 | μA | |
| | I _{DD3} | CPU is in operating (32.768kHz) *3 | | 8 | 12 | μA | |
| | I _{HVL} | In heavy load protection mode | | 15 | 30 | μA | 12 |
| | Power current (High speed mode) | I _{DD1} | In SLEEP status *1 | | 1 | 3 | μA |
| I _{DD2} | | In HALT status *2 | | 5 | 10 | μA | |
| I _{DD3} | | CPU is in operating (32.768kHz) *3 | | 24 | 30 | μA | |
| I _{DD4} | | CPU is in operating (1MHz) *4 | | 0.70 | 1.00 | mA | |
| I _{HVL} | | In heavy load protection mode | | 35 | 70 | μA | 12 |
| LCD drive circuit current | I _{LCDN} | | | 2.5 | 5 | μA | |
| | I _{LCDH} | In heavy load protection mode | | 15 | 30 | μA | 12 |
| SVD circuit current | I _{SVDN} | V _{DD} = 3.0V | | 30 | 60 | μA | 13 |
| | I _{SVDH} | In heavy load protection mode | | 25 | 75 | μA | 12 |
| Analog comparator circuit current | I _{CMP1} | CMPXDT = "1" | | 40 | 100 | μA | |
| | I _{CMP2} | CMPXDT = "0" | | 4 | 10 | μA | |
| OSC1 CR oscillation current | I _{CR1} | | | 20 | 50 | μA | 14 |

- *1 OSC1: Stop, OSC3: Stop, CPU, ROM, RAM: SLEEP status, Clock timer: Stop, Others: Stop status
 *2 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: HALT status, Clock timer: Operating, Others: Stop status
 *3 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: Operating in 32.768kHz, Clock timer: Operating, Others: Stop status
 *4 OSC1: Oscillating, OSC3: Oscillating, CPU, ROM, RAM: Operating in 1MHz, Clock timer: Operating, Others: Stop status
 Note) 12 It is the value of current which flows in the heavy load protection circuit when in the heavy load protection mode (OSC3 ON or buzzer ON).
 13 The value in x V can be found by the following expression:
 I_{SVDN} (V_{DD} = x V) = (x × 20) - 30 (Typ. value), I_{SVDN} (V_{DD} = x V) = (x × 30) - 30 (Max. value)
 14 When OSC1 CR oscillation circuit is selected by the mask option.

● LCD Driver

The Typ. values of the LCD drive voltage shown in the following table shift in difference of panel load (panel size, drive duty, display segment number). Therefore, these should be evaluated by connecting to the actual panel to be used. Moreover, if the display is uneven with a large panel load, connect a resistor (R1) between the Vss and Vc1 terminal. (it is necessary in 1/32 duty driving.)

(Unless otherwise specified: VDD = Vc2 (LCX = FH) +0.1 to 5.5V, Vss = 0V, Ta = 25°C, C1–C9 = 0.1μF

| Characteristic | Symbol | Condition | Min. | Typ. | Max. | Unit | Note | |
|-------------------|-------------------------|-----------|----------|----------|---------|----------|------|--|
| LCD drive voltage | Vc1 | *1 | 0.18Vc5 | | 0.22Vc5 | V | | |
| | Vc2 | *2 | 0.39Vc5 | | 0.43Vc5 | V | | |
| | Vc3 | *3 | 0.59Vc5 | | 0.63Vc5 | V | | |
| | Vc4 | *4 | | 0.80Vc5 | | 0.84Vc5 | V | |
| | Vc5 TYPE A (4.5V) | *5 | LCX = 0H | Typ×0.94 | 3.89 | Typ×1.06 | V | |
| | | | LCX = 1H | | 3.96 | | V | |
| | | | LCX = 2H | | 4.04 | | V | |
| | | | LCX = 3H | | 4.11 | | V | |
| | | | LCX = 4H | | 4.18 | | V | |
| | | | LCX = 5H | | 4.26 | | V | |
| | | | LCX = 6H | | 4.34 | | V | |
| | | | LCX = 7H | | 4.42 | | V | |
| | | | LCX = 8H | | 4.50 | | V | |
| | | | LCX = 9H | | 4.58 | | V | |
| | | | LCX = AH | | 4.66 | | V | |
| | | | LCX = BH | | 4.74 | | V | |
| | | | LCX = CH | | 4.82 | | V | |
| | | | LCX = DH | | 4.90 | | V | |
| | | | LCX = EH | | 4.99 | | V | |
| | LCX = FH | 5.08 | V | | | | | |
| | Vc5 TYPE B (5.5V) | *5 | LCX = 0H | Typ×0.94 | 4.73 | Typ×1.06 | V | |
| | | | LCX = 1H | | 4.83 | | V | |
| | | | LCX = 2H | | 4.92 | | V | |
| | | | LCX = 3H | | 5.02 | | V | |
| | | | LCX = 4H | | 5.11 | | V | |
| | | | LCX = 5H | | 5.21 | | V | |
| | | | LCX = 6H | | 5.30 | | V | |
| | | | LCX = 7H | | 5.40 | | V | |
| | | | LCX = 8H | | 5.50 | | V | |
| | | | LCX = 9H | | 5.60 | | V | |
| LCX = AH | | | 5.70 | | V | | | |
| LCX = BH | | | 5.81 | | V | | | |
| LCX = CH | | | 5.93 | | V | | | |
| LCX = DH | | | 6.05 | | V | | | |
| LCX = EH | | | 6.17 | | V | | | |
| LCX = FH | 6.29 | V | | | | | | |

*1 Connects 1MΩ load resistor between Vss and Vc1.


*2 Connects 1MΩ load resistor between Vss and Vc2.

*3 Connects 1MΩ load resistor between Vss and Vc3.


*4 Connects 1MΩ load resistor between Vss and Vc4.

*5 Connects 1MΩ load resistor between Vss and Vc5.

■ BASIC EXTERNAL CONNECTION DIAGRAM



■ PACKAGE DIMENSIONS



NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

