

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER **E0C6009 TECHNICAL MANUAL**

E0C6009 Technical Hardware





CONTENTS

CHAPTER 1	INT	RODUCTION	_ 1
	1.1	Features	!
	1.2	Block Diagram	2
	1.3	Pad Layout 3 1.3.1 Pad layout diagram 3 1.3.2 Pad coordinates 3	
	1.4		1
CHAPTER 2	Pov	VER SUPPLY AND INITIAL RESET	_ 5
	2.1	Power Supply5	5
	2.2	Initial Reset 6 2.2.1 Power-on reset circuit 6 2.2.2 Reset terminal (RESET) 6 2.2.3 Simultaneous high input to input ports (K00–K03) 6 2.2.4 Internal register following initialization 7	j
	2.3	Test Terminal (TEST)	7
CHAPTER 3	CP	U, ROM, RAM	_ 8
	3.1	CPU	3
	3.2	ROM	3
	3.3	RAM	3
CHAPTER 4	PEF	RIPHERAL CIRCUITS AND OPERATION	9
	4.1	Memory Map	
	4.2	Oscillation Circuit	1
	4.3	Input Ports (K00–K03)	2
		4.3.1 Configuration of input port 12 4.3.2 Interrupt function 12 4.3.3 Mask option 13 4.3.4 I/O memory of input port 14 4.3.5 Programming note 14	
	4.4	Output Ports (R00–R03) 1 4.4.1 Configuration of output port 15 4.4.2 Mask option 15 4.4.3 I/O memory of output port 17 4.4.4 Programming note 18	5
	4.5	I/O Ports (P00–P03, P10–P13) 1 4.5.1 Configuration of I/O port 19 4.5.2 I/O control register and I/O mode 19 4.5.3 Mask option 19 4.5.4 I/O memory of I/O port 20 4.5.5 Programming notes 21	9

	4.6	LCD Driver (COM0-COM3, SEG0-SEG37)		2
		4.6.1 Configuration of LCD driver	22	
		4.6.2 Switching between dynamic and static drive		
		4.6.3 Mask option		
		4.6.4 I/O memory of LCD driver		
		4.6.5 Programming notes		
	4.7	Clock Timer		1
		4.7.1 Configuration of clock timer		
		4.7.2 Interrupt function		
		4.7.3 I/O memory of clock timer		
		4.7.4 Programming notes		
	4.8	Stopwatch Timer		4
		4.8.1 Configuration of stopwatch timer		
		4.8.2 Count-up pattern		
		4.8.3 Interrupt function		
		4.8.5 Programming notes		
	4.0			0
	4.9	Heavy Load Protection Circuit		0
		4.9.2 I/O memory of heavy load protection circuit		
		4.9.3 Programming note		
	4 10	Interrupt and HALT		o
	7.10	4.10.1 Interrupt factors		,
		4.10.2 Specific masks for interrupt		
		4.10.3 Interrupt vectors		
		4.10.4 I/O memory of interrupt		
		4.10.5 Programming notes	42	
CHAPTER 5	BAS	IC EXTERNAL WIRING DIAGRAM		_ 43
CHAPTER 6	ELE	CTRICAL CHARACTERISTICS		_ 44
	6.1	Absolute Maximum Rating	4	4
	6.2	Recommended Operating Conditions		
	6.3	DC Characteristics		
	6.4	Analog Circuit Characteristics and Current Consumption		
	6.5	Oscillation Characteristics		
	3.2	C. C		-
CHAPTER 7	CER	AMIC PACKAGE FOR TEST SAMPLES		_ 51
CHADTED Q	p_{p_E}	CAUTIONS ON MOUNTING		52

CHAPTER 1 INTRODUCTION

The E0C6009 Series single-chip microcomputer features an E0C6200B CMOS 4-bit CPU as the core. It contains a 1,536 (words) \times 12 (bits) ROM, 144 (words) \times 4 (bits) RAM, LCD driver, 4-bit input port (K00–K03), 4-bit output port (R00–R03), 8-bit I/O port (P00–P03, P10–P13) and timers. The E0C6009 Series is configured as follows, depending on the supply voltage.

E0C6009: 3.0 V (2.6 to 3.6 V) **E0C60L09:** 1.5 V (1.2 to 1.8 V)

1.1 Features

Core CPU	. E0C6200B
Built-in oscillation circuit	. Crystal 32.768 kHz (Typ.) or CR oscillation circuit 65 kHz (Typ.)
Instruction set	100 instructions
ROM capacity	. 1,536 words × 12 bits
RAM capacity	. 144 words \times 4 bits
Input port	4 bits (pull-down resistors are available by mask option)
Output port	4 bits (clock and buzzer outputs are selectable by mask option)
I/O port	. 8 bits
LCD driver	. 38 segments \times 4, 3 or 2 commons (1/4, 1/3 or 1/2 duty are selectable by mask option)
Time base counter	2 systems (clock timer and stopwatch timer) built-in
Interrupt	External: Input port interrupt 1 system Internal: Timer interrupt 2 systems
Supply voltage	1.5 V (1.2 to 1.8 V) E0C60L09 3.0 V (2.6 to 3.6 V) E0C6009
Current consumption (Typ.)	. During HALT: 1.0 μ A (32 kHz crystal oscillation) During execution: 3.0 μ A (32 kHz crystal oscillation)
Supply form	. Die form only

E0C6009 TECHNICAL MANUAL EPSON 1

1.2 Block Diagram




Fig. 1.2.1 E0C6009 block diagram

1.3 Pad Layout

1.3.1 Pad layout diagram




Fig. 1.3.1.1 Pad layout

Chip thickness: $400 \mu m$ Pad opening: $95 \mu m$

1.3.2 Pad coordinates

Table 1.3.2.1 Pad coordinates (unit: μm)

No.	Pad name	Х	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ
1	SEG37	1,020	1,268	25	VL2	-1,284	26	49	SEG16	765	-1,268
2	K03	861	1,268	26	V _{L1}	-1,284	-104	50	SEG17	895	-1,268
3	K02	731	1,268	27	CB	-1,284	-234	51	SEG18	1,025	-1,268
4	K01	601	1,268	28	CA	-1,284	-364	52	SEG19	1,284	-1,196
5	K00	471	1,268	29	COM3	-1,284	-494	53	TEST	1,284	-1,037
6	P13	297	1,268	30	COM2	-1,284	-624	54	SEG20	1,284	-879
7	P12	167	1,268	31	COM1	-1,284	-754	55	SEG21	1,284	-749
8	P11	37	1,268	32	COM0	-1,284	-884	56	SEG22	1,284	-619
9	P10	-93	1,268	33	SEG0	-1,284	-1,014	57	SEG23	1,284	-489
10	P03	-246	1,268	34	SEG1	-1,237	-1,268	58	SEG24	1,284	-359
11	P02	-376	1,268	35	SEG2	-1,107	-1,268	59	SEG25	1,284	-229
12	P01	-507	1,268	36	SEG3	-977	-1,268	60	SEG26	1,284	-99
13	P00	-637	1,268	37	SEG4	-795	-1,268	61	SEG27	1,284	32
14	R02	-835	1,268	38	SEG5	-665	-1,268	62	SEG28	1,284	162
15	R01	-969	1,268	39	SEG6	-535	-1,268	63	SEG29	1,284	292
16	R00	-1,102	1,268	40	SEG7	-405	-1,268	64	SEG30	1,284	422
17	R03	-1,236	1,268	41	SEG8	-275	-1,268	65	SEG31	1,284	552
18	Vss	-1,284	965	42	SEG9	-145	-1,268	66	SEG32	1,284	682
19	RESET	-1,284	835	43	SEG10	-15	-1,268	67	SEG33	1,284	812
20	Vs1	-1,284	705	44	SEG11	115	-1,268	68	SEG34	1,284	942
21	OSC2	-1,284	575	45	SEG12	245	-1,268	69	SEG35	1,284	1,072
22	OSC1	-1,284	445	46	SEG13	375	-1,268	70	SEG36	1,284	1,202
23	Vdd	-1,284	286	47	SEG14	505	-1,268	_			
24	VL3	-1,284	156	48	SEG15	635	-1,268	_			

1.4 Pad Description

Table 1.4.1 Pad description

Pad name	Pad No.	I/O	Function
Vdd	23	(I)	Power supply terminal (+)
Vss	18	(I)	Power supply terminal (-)
Vs1	20	_	Constant voltage output terminal
VL1-3	26-24	_	Power source for LCD
CA, CB	28, 27	_	Booster capacitor connecting terminal
OSC1	22	I	Crystal or CR oscillation input terminal *
OSC2	21	О	Crystal or CR oscillation output terminal *
K00-03	5–2	I	Input port terminal
P00-03	13-10	I/O	I/O port terminal
P10-13	9–6	I/O	I/O port terminal
R00	16	О	Output port terminal (BZ output is selectable *)
R03	17	О	Output port terminal (BZ output is selectable *)
R01	15	О	Output port terminal
R02	14	О	Output port terminal (FOUT output is selectable *)
SEG0-37	33-52, 54-70, 1	О	LCD segment output (DC output is selectable *)
COM0-3	32–29	О	LCD common output terminal (1/4, 1/3 or 1/2 duty are selectable *)
RESET	19	I	Initial reset input terminal
TEST	53	I	Test input terminal

^{*} Can be selected by mask option

CHAPTER 2 POWER SUPPLY AND INITIAL RESET


2.1 Power Supply

With a single external power supply (*) supplied to VDD through Vss, the E0C6009 Series generates the necessary internal voltages (<Vs1> for oscillator and internal circuits and <VL1–VL3> for driving LCD) with the internal power supply circuit.

The internal power supply circuit is configured according to the LCD drive voltage specification selected by mask option. Figure 2.1.1 shows the configuration of the power supply circuit.


E0C6009





Note: VL2 and Vss are shorted internally.


3 V LCD Panel 1/4, 1/3 or 1/2 duty, 1/2 bias



Note: VL3 and Vss are shorted internally.


E0C60L09

4.5 V LCD Panel 1/4, 1/3 or 1/2 duty, 1/3 bias



Note: VL1 and Vss are shorted internally.

3 V LCD Panel 1/4, 1/3 or 1/2 duty, 1/2 bias



Note: VL1 and Vss are shorted internally.

Fig. 2.1.1 Power supply configuration and external elements

Notes: • External loads cannot be driven by the output voltage of the internal power supply circuit.

• See Chapter 6, "ELECTRICAL CHARACTERISTICS", for voltage values.

2.2 Initial Reset

To initialize the E0C6009 Series circuits, an initial reset must be executed. There are three ways of doing this.

- (1) Initial reset by the power-on reset circuit
- (2) External initial reset via the RESET terminal
- (3) External initial reset by simultaneous high input to K00–K03 (depending on mask option)

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Power-on reset circuit

The power-on reset circuit outputs the initial reset signal at power-on until the oscillation circuit starts oscillating.

Note: The power-on reset circuit may not work properly due to unstable or lower voltage input. The following two initial reset method are recommended to generate the initial reset signal.

2.2.2 Reset terminal (RESET)

An initial reset can be executed externally by setting the reset terminal to high level. This high level must be maintained for at least 1 sec (when oscillating frequency fosc = 32 kHz), because the initial reset circuit contains a noise rejector circuit. When the reset terminal goes low the CPU starts operating.

2.2.3 Simultaneous high input to input ports (K00-K03)

Another way of executing an initial reset externally is to input a high signal simultaneously to the input ports (K00-K03) selected with the mask option. The specified input port terminals must be kept high for at least 1 sec (when oscillating frequency fosc = 32 kHz), because of the noise rejection circuit. Table 2.2.3.1 shows the combinations of input ports (K00-K03) that can be selected with the mask option.

Table 2.2.3.1 Input port combinations

A Not used

A	Not used
В	K00*K01
С	K00*K01*K02
D	K00*K01*K02*K03

When, for instance, mask option D (K00*K01*K02*K03) is selected, an initial reset is executed when the signals input to the four ports K00–K03 are all high at the same time.

Further, the time authorize circuit can be selected with the mask option. The time authorize circuit performs initial reset, when the input time of the simultaneous high input is authorized and found to be the same or more than the defined time (1 to 3 sec).

When this function is used, make sure that the specified ports do not go high at the same time during normal operation.

6 EPSON E0C6009 TECHNICAL MANUAL

2.2.4 Internal register following initialization

An initial reset initializes the CPU as shown in the table below.

Table 2.2.4.1 Initial values

C	PU Core		
Name	Symbol	Bit size	Initial value
Program counter step	PCS	8	00H
Program counter page	PCP	4	1H
New page pointer	NPP	4	1H
Stack pointer	SP	8	Undefined
Index register X	X	8	Undefined
Index register Y	Y	8	Undefined
Register pointer	RP	4	Undefined
General-purpose register A	Α	4	Undefined
General-purpose register B	В	4	Undefined
Interrupt flag	I	1	0
Decimal flag	D	1	0
Zero flag	Z	1	Undefined
Carry flag	C	1	Undefined

Peripheral Circ	cuits	
Name	Bit size	Initial value
RAM	4	Undefined
Display memory	4	Undefined
Other peripheral circuits	4	*

^{*} See Section 4.1, "Memory Map".

2.3 Test Terminal (TEST)

This terminal is used when IC is inspected for shipment. During normal operation connect it to Vss or leave it open.

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The E0C6009 Series employs the E0C6200B core CPU, so that register configuration, instructions, and so forth are virtually identical to those in other processors in the family using the E0C6200/6200A/6200B. Refer to the "E0C6200/6200A Core CPU Manual" for details of the E0C6200B.

Note the following points with regard to the E0C6009 Series:

- (1) Since the E0C6009 Series does not provide the SLEEP function, the SLP instruction can not be used.
- (2) Because the ROM capacity is 1,536 words, 12 bits per word, bank bits are unnecessary, and PCB and NBP are not used.
- (3) The RAM page is set to 0 only, so the page part (XP, YP) of the index register that specifies addresses is invalid.

PUSH XP POP XP LD XP,r LD r,XP PUSH YP POP YP LD YP,r LD r,YP

3.2 *ROM*

The built-in ROM, a mask ROM for the program, has a capacity of $1,536 \times 12$ -bit steps. The program area is 6 pages (0–5), each consisting of 256 steps (00H–FFH). After an initial reset, the program start address is set to page 1, step 00H. The interrupt vectors are allocated to page 1, steps 01H–0FH.




Fig. 3.2.1 ROM configuration

3.3 RAM

The RAM, a data memory for storing a variety of data, has a capacity of 144 words, 4-bit words. When programming, keep the following points in mind:

- (1) Part of the data memory is used as stack area when saving subroutine return addresses and registers, so be careful not to overlap the data area and stack area.
- (2) Subroutine calls and interrupts take up three words on the stack.
- (3) Data memory 000H–00FH is the memory area pointed by the register pointer (RP).

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

Peripheral circuits (timer, I/O, and so on) of the E0C6009 Series are memory mapped. Thus, all the peripheral circuits can be controlled by using memory operations to access the I/O memory. The following sections describe how the peripheral circuits operate.

4.1 Memory Map

The data memory of the E0C6009 Series has an address space of 160 words, of which 48 words are allocated to display memory and 16 words, to I/O memory. Figure 4.1.1 show the overall memory map for the E0C6009 Series, and Table 4.1.1, the memory maps for the peripheral circuits (I/O space).

Address	Low	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
Page	High \																
	0	M0	M1	M2	МЗ	M4	M5	M6	M7	M8	М9	MA	MB	МС	MD	ME	MF
	1																
	2																
	3								RAM	area							
	4						11					V)					
	5		112 words × 4 bits (R/W)														
	6																
	7						I/O m	emo	ry S	See T	able	4.1.1					
0	8								RAM	area							
	9						32	wor	ds×4	4 bits	(R/V	/)					
	Α																
	В																
	С							U	nuse	d are	а						
	D																
	Е																
	F						I/O m	emo	ry S	See T	able	4.1.1					

Fig. 4.1.1 Memory map

Address	Low	_	1	2	2	1	5	6	7	8	0	А	В	_	_	_	_
Page	High	0	'		9	4	Э	6	′	0	9	A	Ь	C	ט	ш	Г
	4 or C		Display memory 48 words × 4 bits														
0	5 or D		40H–6FH = R/W														
	6 or E							C0H-	-EFH	= W	only						

Fig. 4.1.2 Display memory map

Notes: • The display memory area can be selected from between 40H–6FH and C0H–EFH by mask option.

When 40H–6FH is selected, the display memory is assigned in the RAM area. So read/write operation is allowed.

When C0H-EFH is selected, the display memory is assigned as a write-only memory.

• Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Table 4.1.1 I/O memory map

						Tuble 7	F.1.1 1/	O men	nory map
Address		Reg	ister						Comment
, 1001635	D3	D2	D1	D0	Name	Init *1	1	0	
	TM3	TM2	TM1	TM0	TM3	0			Clock timer data (2 Hz)
070H					TM2	0			Clock timer data (4 Hz)
		F	3		TM1	0			Clock timer data (8 Hz)
					TM0 SWL3	0			Clock timer data (16 Hz) MSB
	SWL3	SWL2	SWL1	SWL0	SWL2	0			IVISB
071H					SWL1	0			Stopwatch timer 1/100 sec data (BCD)
		F	3		SWL0	0			LSB
	CMITA	CMITO	CWILI	CMITIO	SWH3	0			☐ MSB
072H	SWH3	SWH2	SWH1	SWH0	SWH2	0			Stopwatch timer 1/10 sec data (BCD)
07211			3		SWH1	0			Stopwaten timer 1/10 see data (BCB)
			· 	I	SWH0	0			□ LSB
	K03	K02	K01	K00	K03	_ *2	High	Low	
073H					K02	_ *2 _ *2	High	Low Low	Input port data (K00–K03)
		F	₹		K01 K00	- *2 - *2	High High	Low	
					EIK03	0	Enable	Mask	7
	EIK03	EIK02	EIK01	EIK00	EIK02	0	Enable	Mask	
075H				•	EIK01	0	Enable	Mask	Interrupt mask register (K00–K03)
		R/	vvV		EIK00	0	Enable	Mask	
	HLMOD	0	EISWIT1	FISMITA	HLMOD	0	Heavy load	Normal	Heavy load protection mode register
076H	TILIVIOD	J J	LISWIII	LI344110	0 *3	- *2	-	-	Unused
	R/W	R	R	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
				 I	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	CSDC	ETI2	ETI8	ETI32	CSDC	0	Static	Dynamic	LCD drive switch
078H					ETI2 ETI8	0	Enable Enable	Mask Mask	Interrupt mask register (clock timer 2 Hz) Interrupt mask register (clock timer 8 Hz)
		R/	W		ETI32	0	Enable	Mask	Interrupt mask register (clock timer 3 Hz)
					0 *3	- *2	-	-	Unused
	0	TI2	TI8	TI32	TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
079H				•	TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			₹		TI32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
	0	IK0	SWIT1	SWIT0	0 *3	- *2	-	-	Unused
07AH	0	iiko	SWIII	SWIIO	IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
		F	3		SWIT1 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
					SWIT0 *4 R03	0	Yes	No Low	Interrupt factor flag (stopwatch 10 Hz)
	R03	R02	R01	R00	R03	0	High High	Low	Output port (R03, BZ) Output port (R02, FOUT)
07CH			l		R01	0	High	Low	Output port (R01)
		R/	W		R00	0	High	Low	Output port (R00, BZ)
	Des	Dec	D01	Dec	P03	- *2	High	Low	7
07DH	P03	P02	P01	P00	P02	- *2	High	Low	I/O port data (P00–P03)
OIDH		R/	W		P01	- *2	High	Low	Output latch is reset at initial reset
		10			P00	- *2	High	Low	
	TMRST	SWRUN	SWRST	IOC0	TMRST*3	Reset	Reset	- Cton	Clock timer reset
07EH					SWRUN SWRST*3	0 Reset	Run Reset	Stop -	Stopwatch timer Run/Stop Stopwatch timer reset
	W	R/W	w	R/W	IOC0	0	Output	- Input	I/O control register 0 (P00–P03)
					BZFQ	0	2 kHz	4 kHz	Buzzer frequency selection
	BZFQ	0	0	0	0 *3	_ *2	-	-	Unused
0F6H	DAM				0 *3	_ *2	_	-	Unused
	R/W		R		0 *3	_ *2	-	-	Unused
	P13	P12	P11	P10	P13	_ *2	High	Low	[7
0FDH		' '-			P12	_ *2	High	Low	I/O port data (P10–P13)
		R/	W		P11	_ *2	High	Low	Output latch is reset at initial reset
					P10 0 *3	_ *2	High	Low	Unused
	0	0	0	IOC1	0 *3	_ *2 _ *2	_	-	Unused Unused
0FEH		L	I		0 *3	_ *2		_	Unused
		R		R/W	IOC1	0	Output	Input	I/O control register 1 (P10–P13)
				10001	0 *3	_ *2	-	-	Unused
0FFH	0	0	0	LCDON	0 *3	_ *2	-	-	Unused
OI FFI		R		R/W	0 *3	_ *2	-	-	Unused
		11		13/44	LCDON	0	On	Off	LCD display On/Off control

^{*1} Initial value at initial reset

10

^{*3} Always "0" being read

4.2 Oscillation Circuit

The E0C6009 Series has a built-in oscillation circuit that generates the operating clock of the CPU and the peripheral circuit. Either crystal oscillation or CR oscillation can be selected for the oscillation circuit by mask option.

4.2.1 Crystal oscillation circuit

The crystal oscillation circuit can be selected by mask option. The oscillation frequency (fosc) is 32.768 kHz (Typ.).

Figure 4.2.1.1 shows the configuration of the crystal oscillation circuit.




Fig. 4.2.1.1 Configuration of crystal oscillation circuit

As Figure 4.2.1.1 indicates, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator X'tal (Typ. 32.768 kHz) between the OSC1 and OSC2 terminals and the trimmer capacitor C_G (5–25 pF) between the OSC1 and V_{DD} terminals.

4.2.2 CR oscillation circuit

The CR oscillation circuit can also be selected by mask option. The oscillation frequency (fosc) is 65 kHz (Typ.).

Figure 4.2.2.1 shows the configuration of the CR oscillation circuit.




Fig. 4.2.2.1 Configuration of CR oscillation circuit

As Figure 4.2.2.1 indicates, the CR oscillation circuit can be configured simply by connecting the resistor RCR between terminals OSC1 and OSC2 since capacity (CCR) is built-in. See Chapter 6, "Electrical Characteristics" for RCR value.

E0C6009 TECHNICAL MANUAL EPSON 11

4.3 Input Ports (K00–K03)

4.3.1 Configuration of input port

The E0C6009 Series has a 4-bit general-purpose input port. Each of the input port terminals (K00–K03) has an internal pull-down resistor. The pull-down resistor can be selected for each bit with the mask option.

Figure 4.3.1.1 shows the configuration of input port.




Fig. 4.3.1.1 Configuration of input port

Selecting "pull-down resistor enabled" with the mask option allows input from a push button, key matrix, and so forth. When "pull-down resistor disabled" is selected, the port can be used for slide switch input and interfacing with other LSIs.

4.3.2 Interrupt function

All four input port bits (K00–K03) provide the interrupt function. The conditions for issuing an interrupt can be set by the software for the four bits. Also, whether to mask the interrupt function can be selected individually for all four bits by the software. Figure 4.3.2.1 shows the configuration of K00–K03.





Fig. 4.3.2.1 Input interrupt circuit configuration (K00–K03)

The interrupt mask registers (EIK00–EIK03) enable the interrupt mask to be selected individually for K00–K03. An interrupt occurs when the input value which are not masked change and the interrupt factor flag (IK0) is set to "1".

12 EPSON E0C6009 TECHNICAL MANUAL

Input interrupt programming related precautions



When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at \oplus .

Fig. 4.3.2.2 Input interrupt timing

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = high status), the factor flag for input interrupt may be set.

For example, a factor flag is set with the timing of ① shown in Figure 4.3.2.2. However, when clearing the content of the mask register with the input terminal kept in the high status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (high status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the rising edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (low status).

4.3.3 Mask option

The contents that can be selected with the input port mask option are as follows:

- (1) An internal pull-down resistor can be selected for each of the four bits of the input ports (K00–K03). Having selected "pull-down resistor disabled", take care that the input does not float. Select "pull-down resistor enabled" for input ports that are not being used.
- (2) The input interrupt circuit contains a noise rejection circuit to prevent interrupts form occurring through noise. The mask option enables selection of the noise rejection circuit. When "use" is selected, a maximum delay of 0.5 msec (fosc = 32 kHz) occurs from the time an interrupt condition is established until the interrupt factor flag (IKO) is set to "1".

4.3.4 I/O memory of input port

Table 4.3.4.1 list the input port control bits and their addresses.

Table 4.3.4.1 Input port control bits

		Ren	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	K03	K02	V01	K00	K03	_ *2	High	Low	
07011	KU3	KU2	K01	KUU	K02	- *2	High	Low	Y (Y/00 Y/00)
073H			3		K01	_ *2	High	Low	Input port data (K00–K03)
		ı	۲		K00	_ *2	High	Low	
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	
075H	EIKU3	EIKUZ	EIKUI	EIKUU	EIK02	0	Enable	Mask	Intermed and Investment (KOO KO2)
0/30		D	w		EIK01	0	Enable	Mask	Interrupt mask register (K00–K03)
		K/	vv		EIK00	0	Enable	Mask	
	0	IK0	SWIT1	SWIT0	0 *3	_ *2	-	-	Unused
07AH	U	IKU	SWILL	SWIIU	IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
UTAN	R			SWIT1 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)	
		ı	τ		SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)

^{*1} Initial value at initial reset

K00-K03: Input port data (073H)

The input data of the input port terminals can be read with these registers.

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The value read is "1" when the terminal voltage of the input port (K00–K03) goes high (VDD), and "0" when the voltage goes low (Vss). These are read only bits, so writing cannot be done.

EIK00-EIK03: Interrupt mask registers (075H)

Masking the interrupt of the input port terminals can be done with these registers.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

With these registers, masking of the input port bits can be done for each of the four bits.

After an initial reset, these registers are all set to "0".

IK0: Interrupt factor flag (07AH•D2)

This flag indicates the occurrence of an input interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

Writing: Invalid

The interrupt factor flag IK0 is associated with K00–K03. From the status of this flag, the software can decide whether an input interrupt has occurred.

This flag is reset when the software has read it.

Reading of interrupt factor flag is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated.

After an initial reset, this flag is set to "0".

4.3.5 Programming note

When modifying the input port from high level to low level with pull-down resistor, a delay will occur at the fall of the waveform due to time constant of the pull-down resistor and input gate capacities. Provide appropriate waiting time in the program when performing input port reading.

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

4.4 Output Ports (R00–R03)

4.4.1 Configuration of output port

The E0C6009 Series has a 4-bit general output port (R00-R03).

Output specification of the output port can be selected in a bit units with the mask option. Two kinds of output specifications are available: complementary output and Pch open drain output. Also, the mask option enables the output ports R00, R02 and R03 to be used as special output ports. Figure 4.4.1.1 shows the configuration of the output port.




Fig. 4.4.1.1 Configuration of output port

4.4.2 Mask option

The mask option enables the following output port selection.

(1) Output specification of output port

The output specifications for the output port (R00–R03) may be set to either complementary output or Pch open drain output for each of the four bits. However, even when Pch open drain output is selected, a voltage exceeding the source voltage must not be applied to the output port.

(2) Special output

In addition to the regular DC output, special output can be selected for output ports R00, R02 and R03, as shown in Table 4.4.2.1. Figure 4.4.2.1 shows the structure of output ports R00–R03.

Table 4.4.2.1 Special output

Output port	Special output
R00	BZ output
R03	BZ output
R02	FOUT output




Fig. 4.4.2.1 Structure of output ports R00-R03

BZ, **BZ** (R00, R03)

The output ports R00 and R03 may be set to BZ output and \overline{BZ} output (BZ reverse output), respectively, allowing for direct driving of the piezo-electric buzzer.

The BZ output is controlled by the R00 register. For the \overline{BZ} output, the R00 register or the R03 register can be selected as the control register by mask option. When the R00 register is selected, the BZ and \overline{BZ} outputs are controlled by the R00 register simultaneously.

The frequency of buzzer output may be selected by software to be either 2 kHz or 4 kHz.

Figure 4.4.2.2 shows the output waveform.




Fig. 4.4.2.2 Output waveform of BZ and \overline{BZ}

Notes: • A hazard may occur when the buzzer signal is turned on or off.

• When the R00 port is set for DC output, the R03 port cannot be set for the \overline{BZ} output.

FOUT (R02)

When the output port R02 is set as the FOUT output port, the R02 will output the fosc (CPU operating clock frequency) clock or the clock that is generated by dividing the fosc clock. The clock frequency can be selected from among 8 types by mask option.

The types of frequency which can be selected are shown in Table 4.4.2.2.

Setting value	Clock frequency (Hz)
fosc/1	32,768
fosc/2	16,384
fosc/4	8,192
fosc/8	4,096
fosc/16	2,048
fosc/32	1,024
fosc/64	512
fosc/128	256

Table 4.4.2.2 FOUT clock frequency

The FOUT output is controlled by the R02 register.

Figure 4.4.2.3 shows the output waveform.




Fig. 4.4.2.3 Output waveform of FOUT

Note: A hazard may occur when the FOUT signal is turned on or off.

4.4.3 I/O memory of output port

Table 4.4.3.1 lists the output port control bits and their addresses.

Table 4.4.3.1 Control bits of output port

A -1 -1	Register						0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	R03	R02	D01 D00	R03	0	High	Low	Output port (R03, \overline{BZ})	
07CH	RU3	RU2	RUI	R01 R00	R02	0	High	Low	Output port (R02, FOUT)
07011	R/W		R01	0	High	Low	Output port (R01)		
		K/	vv		R00	0	High	Low	Output port (R00, BZ)
	BZFQ	0	0	0	BZFQ	0	2 kHz	4 kHz	Buzzer frequency selection
0F6H	BZFQ 0 0	U	0 *3	_ *2	-	-	Unused		
01 011			D		0 *3	- *2	-	-	Unused
	R/W		R		0 *3	_ *2	-	-	Unused

^{*1} Initial value at initial reset

R00-R03 (when DC output is selected): Output port data (07CH)

Sets the output data for the output ports.

When "1" is written: High output When "0" is written: Low output Reading: Valid

The output port terminals output the data written to the corresponding registers (R00–R03) without changing it. When "1" is written to the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (Vss).

After an initial reset, all the registers are set to "0".

R00, R03 (when buzzer output is selected): Buzzer output control (07CH•D0, D3)

Controls the buzzer output.

When "1" is written: Buzzer output

When "0" is written: Low level (DC) output

Reading: Valid

The BZ signal is output from the R00 terminal by writing "1" to the R00 register. When "0" is written, the R00 terminal goes low.

For the \overline{BZ} signal, either "R03 control" or "R00 control" can be selected by mask option.

When "R03 control" is selected, the \overline{BZ} signal is output from the R03 terminal by writing "1" to the R03 register. When "0" is written to the R03 register, the R03 terminal goes low.

When "R00 control" is selected, the BZ and \overline{BZ} signals are output simultaneously by writing "1" to the R00 register. When "0" is written to the R00 register, the R00 and R03 terminals go low.

After an initial reset, these registers are set to "0".

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports)

BZFQ: Buzzer frequency selection (0F6H•D3)

Selects the frequency of the buzzer signal.

When "1" is written: 2 kHz When "0" is written: 4 kHz Reading: Valid

When R00 and R03 ports are set to buzzer output, the frequency of the buzzer signal can be selected using this register.

When "1" is written to this register, the frequency is set to 2 kHz and when "0" is written, it is set to 4 kHz. After an initial reset, this register is set to "0".

R02 (when FOUT is selected): FOUT output control (07CH•D2)

Controls the FOUT (fosc clock) output.

When "1" is written: Clock output

When "0" is written: Low level (DC) output

Reading: Valid

The FOUT signal is output from the R02 terminal by writing "1" to the R02 register. When "0" is written, the R02 terminal goes low.

After an initial reset, this register is set to "0".

4.4.4 Programming note

18

The buzzer (BZ, \overline{BZ}) or FOUT signal may produce hazards when it is turned on or off by the control register.

4.5 I/O Ports (P00-P03, P10-P13)

4.5.1 Configuration of I/O port

The E0C6009 Series has 8 bits of general-purpose I/O ports. Figure 4.5.1.1 shows the configuration of the I/O port. Each 4-bit I/O port (P00–P03 and P10–P13) can be set to either input mode or output mode by writing data to the I/O control register.




Fig. 4.5.1.1 Configuration of I/O port

4.5.2 I/O control register and I/O mode

Input or output mode can be set for each 4-bit I/O port (P00–P03, P10–P13) by writing data to the I/O control register (IOC0, IOC1).

To set the input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port. However, the input line is pulled down when input data is read.

The output mode is set when "1" is written to the I/O control register. When an I/O port is set to output mode, it works as an output port. The port terminal goes high (VDD) when the port output data is set to "1", and goes low (VSS) when the port output data is set to "0".

After an initial reset, the I/O control registers are set to "0", and the I/O ports enter the input mode.

4.5.3 Mask option

The output specification during output mode (IOCx = "1") of the I/O port can be set with the mask option for either complementary output or Pch open drain output. This setting can be performed for each bit of the I/O port. However, when Pch open drain output has been selected, voltage in excess of the supply voltage must not be applied to the port.

4.5.4 I/O memory of I/O port

Table 4.5.4.1 lists the I/O port control bits and their addresses.

Table 4.5.4.1 I/O port control bits

Address		Reg	ister						Comment	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	P03	P02	P01	P00	P03	_ *2	High	Low		
07011	P03	P02	PUI	P00	P02	- *2	High	Low	I/O port data (P00–P03)	
07DH		D	ΛΑ/		P01	_ *2	High	Low	Output latch is reset at initial reset	
		K/	/W		P00	_ *2	High	Low		
	TARRET	CWDUN	UNI OURDET LOGG		TMRST*3	Reset	Reset	-	Clock timer reset	
07EH	TMRST	SWRUN	SWRST	IOC0	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop	
U/En		DAM	SWRST*3	Reset	Reset	-	Stopwatch timer reset			
	W	R/W	W	R/W	IOC0	0	Output	Input	I/O control register 0 (P00–P03)	
	P13	P12	D11	P10	P13	_ *2	High	Low	٦	
0FDH	PI3	PIZ	P11	PIU	P12	_ *2	High	Low	I/O port data (P10–P13)	
UFDH			0.67		P11	- *2	High	Low	Output latch is reset at initial reset	
		K/	W		P10	_ *2	High	Low		
	_	_	_	1001	0 *3	_ *2	-	-	Unused	
0FEH	0	0	0	IOC1	0 *3	- *2	-	-	Unused	
UFER		R		DAM		_ *2	-	-	Unused	
		К		R/W	IOC1	0	Output	Input	I/O control register 1 (P10–P13)	

^{*1} Initial value at initial reset

P00-P03, P10-P13: I/O port data registers (07DH, 0FDH)

I/O port data can be read and output data can be set through these registers.

Writing

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (Vss). Data can also be written in the input mode.

Reading

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port can be read; in the output mode the output voltage level can be read. When the terminal voltage is high (VDD), the port data read is "1", and when the terminal voltage is low (Vss) the data read is "0". Also, the built-in pull-down resistor functions during reading, so the I/O port terminal is pulled down.

Note: When the I/O port is set to the input mode and a low-level voltage (Vss) is input, an erroneous input results if the time constant of the capacitive load of the input line and the built-in pull-down resistor load is greater than the read-out time. When the input data is being read, the time that the input line is pulled down is equivalent to 0.5 cycles of the CPU system clock. Hence, the electric potential of the terminals must settle within 0.5 cycles. If this condition cannot be met, some measure must be devised, such as arranging a pull-down resistor externally, or performing multiple read-outs.

20 EPSON E0C6009 TECHNICAL MANUAL

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

IOC0, IOC1: I/O control registers (07EH•D0, 0FEH•D0)

The input or output mode of the I/O port can be set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input or output mode of the I/O port is set in units of four bits. For instance, IOC0 sets the mode for P00–P03 and IOC1 sets the mode for P10–P13.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

After an initial reset, these registers are set to "0", so the I/O ports are in the input mode.

4.5.5 Programming notes

- (1) When the I/O port is set to the output mode and a low-impedance load is connected to the port terminal, the data written to the register may differ from the data read.
- (2) When the I/O port is set to the input mode and a low-level voltage (Vss) is input, an erroneous input results if the time constant of the capacitive load of the input line and the built-in pull-down resistor load is greater than the read-out time. When the input data is being read, the time that the input line is pulled down is equivalent to 0.5 cycles of the CPU system clock. Hence, the electric potential of the terminals must settle within 0.5 cycles. If this condition cannot be met, some measure must be devised, such as arranging a pull-down resistor externally, or performing multiple read-outs.

4.6 LCD Driver (COM0-COM3, SEG0-SEG37)

4.6.1 Configuration of LCD driver

The E0C6009 Series has four common terminals and 38 (SEG0–SEG37) segment terminals, so that an LCD with a maximum of $152 (38 \times 4)$ segments can be driven. The power for driving the LCD is generated by the internal circuit, so there is no need to supply power externally.

The driving method is 1/4 duty (or 1/3, 1/2 duty is selectable by mask option) dynamic drive, adopting the four types of potential (1/3 bias), VDD, VL1, VL2 and VL3. Moreover, the 1/2 bias dynamic drive that uses three types of potential, VDD, VL1 = VL2 and VL3, can be selected by setting the mask option (drive duty can also be selected from 1/4, 1/3 or 1/2).

The LCD drive voltages VL1 to VL3 are generated by the internal power supply circuit as shown in Table 4.6.1.1.

Model	Mask option	Drive voltage									
Model	selection	VL1	VL2	VL3							
E0C6009	4.5 V LCD, 1/3 bias	1/2 Vss	Vss	3/2 Vss							
(Vss = 3 V)	3 V LCD, 1/2 bias	1/2 Vss	1/2 Vss	Vss							
E0C60L09	4.5 V LCD, 1/3 bias	Vss	2 Vss	3 Vss							
(Vss = 1.5 V)	3 V LCD, 1/2 bias	Vss	Vss	2 Vss							

Table 4.6.1.1 LCD drive voltage

When 1/2 bias drive option is selected, the VL1 terminal should be connected with the VL2 terminal outside the IC. Refer to Section 2.1, "Power Supply", for details of the power supply circuit.

The frame frequency is 32 Hz for 1/4 duty and 1/2 duty, and 42.7 Hz for 1/3 duty (in the case of fosc = 32 kHz).

Figures 4.6.1.1 to 4.6.1.6 show the drive waveform for each duty and bias.

Note: "fosc" indicates the oscillation frequency of the oscillation circuit.




Fig. 4.6.1.1 Drive waveform for 1/4 duty (1/3 bias)




Fig. 4.6.1.2 Drive waveform for 1/3 duty (1/3 bias)




Fig. 4.6.1.3 Drive waveform for 1/2 duty (1/3 bias)




Fig. 4.6.1.4 Drive waveform for 1/4 duty (1/2 bias)




Fig. 4.6.1.5 Drive waveform for 1/3 duty (1/2 bias)




Fig. 4.6.1.6 Drive waveform for 1/2 duty (1/2 bias)

4.6.2 Switching between dynamic and static drive

The E0C6009 Series provides software setting of the LCD static drive.

This function enables easy adjustment (cadence adjustment) of the oscillation frequency of the oscillation circuit (crystal oscillation circuit).

The procedure for executing static drive of the LCD is as follows:

- (1) Write "1" to register CSDC at address 078H D3.
- (2) Write the same value to all registers corresponding to COM0–COM3 of the display memory.

Notes: • Even when 1/3 duty is selected, COM3 is valid for static drive. However, the output frequency is the same as for the frame frequency.

• For cadence adjustment, set the display data corresponding to COM0–COM3, so that all the LCDs light.

Figure 4.6.2.1 shows the drive waveform for static drive.




Fig. 4.6.2.1 LCD static drive waveform

4.6.3 Mask option

(1) Segment allocation

As shown in Figure 4.l.1, display data is decided by the data written to the display memory at address 40H–6FH or C0H–EFH.

- The mask option enables the display memory to be allocated entirely to either 40H–6FH (R/W) or C0H–EFH (W only).
- The address and bits of the display memory can be made to correspond to the segment terminals (SEG0–SEG37) in any combination through mask option. This simplifies design by increasing the degree of freedom with which the liquid crystal panel can be designed.

Figure 4.6.3.1 shows an example of the relationship between the LCD segments (on the panel) and the display memory (when 40H–6FH is selected) in the case of 1/3 duty.

Address		Da	ata			Common 0	Common 1	Common 2
Address	D3	D2	D1	D0	SEG10	6A, D0	6B, D1	6B, D0
06AH	d	с	b	a		(a)	(f)	(e)
06BH	p	g	f	e	SEG11	6A, D1	6B, D2	6A, D3
06CH	d'	c'	b'	a'		(b)	(g)	(d)
06DH	p'	g'	f'	e'	SEG12	6D, D1	6A, D2	6B, D3
						(f')	(c)	(p)

Display data memory allocation

Pin address allocation




Fig. 4.6.3.1 Segment allocation

(2) Drive duty

According to the mask option, either 1/4, 1/3 or 1/2 duty can be selected as the LCD drive duty. Table 4.6.3.1 shows the differences in the number of segments according to the selected duty.

Table 4.6.3.1 Differences according to selected duty

		55	•
Duty	COM used	Max. number of segments	Frame frequency *
1/4	COM0-COM3	$152(38 \times 4)$	fosc/1,024 (32 Hz)
1/3	COM0-COM2	114 (38 × 3)	fosc/768 (42.7 Hz)
1/2	COM0-COM1	$76(38 \times 2)$	fosc/1,024 (32 Hz)

* When fosc = 32 kHz

(3) Output specification

- The segment terminals (SEG0–SEG37) are selected by mask option in pairs for either segment signal output or DC output (VDD and Vss binary output). When DC output is selected, the data corresponding to COM0 of each segment terminal is output.
- When DC output is selected, either complementary output or Pch open drain output can be selected for each terminal by mask option.

Note: The terminal pairs are the combination of SEG (2*n) and SEG (2*n + 1) (where n is an integer from 0 to 18).

(4) Drive bias

For the drive bias, either 1/3 bias or 1/2 bias can be selected by the mask option.

4.6.4 I/O memory of LCD driver

Table 4.6.4.1 shows the control bits of the LCD driver and their addresses. Figure 4.6.4.1 shows the display memory map.

A ddroop	Register							0	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	CSDC	ETI2	ETI8	ETI8 ETI32		0	Static	Dynamic	LCD drive switch
078H	CSDC	ETIZ	EIIO	ETISZ	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
0/60	R/W			ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)	
				ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)	
	_	0	_	LCDON	0 *3	_ *2	-	_	Unused
0FFH	0	U	U	LCDON	0 *3	- *2	-	-	Unused
UFFR	-		R/W	0 *3	_ *2	-	_	Unused	
	R		K/VV	LCDON	0	On	Off	LCD display On/Off control	

Table 4.6.4.1 Control bits of LCD driver

^{*4} Reset (0) immediately after being read




Fig. 4.6.4.1 Display memory map

LCDON: LCD display control (0FFH•D0)

Controls the LCD display.

When "1" is written: LCD displayed When "0" is written: LCD is all off

Reading: Valid

By writing "0" to the LCDON register, all the LCD dots goes off, and when "1" is written, it returns to normal display.

Writing "0" outputs an off waveform to the SEG terminals, and does not affect the content of the display memory.

After an initial reset, this register is set to "0".

CSDC: LCD drive switch (078H•D3)

The LCD drive format can be selected with this switch.

When "1" is written: Static drive When "0" is written: Dynamic drive

Reading: Valid

After an initial reset, this register is set to "0".

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*2} Not set in the circuit

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)

Display memory (40H-6FH or C0H-EFH)

The LCD segments are turned on or off according to this data.

When "1" is written: On When "0" is written: Off

Reading: Valid for 40H–6FH Undefined C0H–EFH

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be turned on or off. After an initial reset, the contents of the display memory are undefined.

4.6.5 Programming notes

- (1) When 40H–6FH is selected for the display memory, the memory data and the display will not match until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) When C0H–EFH is selected for the display memory, that area becomes write-only. Rewriting the contents with a logical operation instruction (e.g., AND, OR, etc.) which come with read-out operations is not possible. To perform bit operations, a buffer to hold the display data is required on the RAM.

4.7 Clock Timer

4.7.1 Configuration of clock timer

The E0C6009 Series has a built-in clock timer that uses the oscillation circuit as the clock source. The clock timer is configured as a 7-bit binary counter that counts with a 256 Hz source clock from the divider. The high-order 4 bits of the counter (16 Hz–2 Hz) can be read by the software.

Figure 4.7.1.1 is the block diagram of the clock timer.




Fig. 4.7.1.1 Block diagram of clock timer

Normally, this clock timer is used for all kinds of timing purpose, such as clocks.

4.7.2 Interrupt function

The clock timer can generate interrupts at the falling edge of the 32 Hz, 8 Hz, and 2 Hz signals. The software can mask any of these interrupt signals.

Figure 4.7.2.1 is the timing chart of the clock timer.




Fig. 4.7.2.1 Timing chart of the clock timer

As shown in Figure 4.7.2.1, an interrupt is generated at the falling edge of the 32 Hz, 8 Hz, and 2 Hz signals. At this point, the corresponding interrupt factor flag (TI32, TI8, TI2) is set to "1". The interrupts can be masked individually with the interrupt mask register (ETI32, ETI8, ETI2). However, regardless of the interrupt mask register setting, the interrupt factor flags will be set to "1" at the falling edge of their corresponding signal (e.g. the falling edge of the 2 Hz signal sets the 2 Hz interrupt factor flag to "1").

E0C6009 TECHNICAL MANUAL EPSON 31

4.7.3 I/O memory of clock timer

Table 4.7.3.1 shows the clock timer control bits and their addresses.

Table 4.7.3.1 Control bits of clock timer

	There is not the state of the s									
Address		Reg	ister						Comment	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	TMO	TMO	TM1	TMO	TM3	0			Clock timer data (2 Hz)	
070H	TM3	TM2	TM1	TIVIO	TM2	0			Clock timer data (4 Hz)	
0/00			3		TM1	0			Clock timer data (8 Hz)	
			`		TM0	0			Clock timer data (16 Hz)	
	CSDC	ETI2	ETI8	ETI32	CSDC	0	Static	Dynamic	LCD drive switch	
078H	CSDC	ETIZ	EII8	E1132	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)	
ОТОП	R/W			ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)		
		K/	VV		ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)	
	0	TI2	TI8	TIO TIOO		_ *2	-	-	Unused	
079H	U	112	118	TI32	TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)	
0/90			,		TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)	
			?		TI32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)	
	TMRST	SWRUN	CMDCT	1000	TMRST*3	Reset	Reset	-	Clock timer reset	
07EH	TIVIRST	SWRUN	SWKST	IOC0	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop	
U/En	W	DAM	w	R/W	SWRST*3	Reset	Reset	-	Stopwatch timer reset	
	VV	/ R/W	W W	W R/W	IOC0	0	Output	Input	I/O control register 0 (P00–P03)	

^{*1} Initial value at initial reset

TM0-TM3: Timer data (070H)

The l6 Hz to 2 Hz timer data of the clock timer can be read from this register. These four bits are read-only, and write operations are invalid.

After an initial reset, the timer data is initialized to "0H".

ETI32, ETI8, ETI2: Interrupt mask registers (078H•D0–D2)

These registers are used to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (ETI32, ETI8, ETI2) mask the corresponding interrupt frequencies (32 Hz, 8 Hz, 2 Hz).

At initial reset, these registers are all set to "0".

TI32, TI8, TI2: Interrupt factor flags (079H•D0-D2)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

Writing: Invalid

The interrupt factor flags (TI32, TI8, TI2) correspond to the clock timer interrupts (32 Hz, 8 Hz, 2 Hz). The software can determine from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal. These flags can be reset when the register is read by the software.

Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

At initial reset, these flags are set to "0".

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

TMRST: Clock timer reset (07EH•D3)

This bit resets the clock timer.

When "1" is written: Clock timer reset
When "0" is written: No operation
Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. The clock timer starts immediately after this. No operation results when "0" is written to TMRST. This bit is write-only, and so is always "0" when read.

4.7.4 Programming notes

- (1) Note that the frequencies and times differ from the description in this section when the oscillation frequency is not 32.768 kHz.
- (2) When the clock timer has been reset, the interrupt factor flag (TI) may sometimes be set to "1". Consequently, reset the flag by reading as necessary at reset.
- (3) Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to 1, an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

4.8 Stopwatch Timer

4.8.1 Configuration of stopwatch timer

The E0C6009 Series has a built-in 1/100 sec and 1/10 sec stopwatch timer. The stopwatch timer is configured as a two-stage, four-bit BCD timer serving as the clock source for an approximately 100 Hz signal (obtained by approximately dividing the 256 Hz signal output from the divider). Data can be read out four bits at a time by the software.

Figure 4.8.1.1 is the block diagram of the stopwatch timer.




Fig. 4.8.1.1 Block diagram of stopwatch timer

The stopwatch timer can be used separately from the clock timer. In particular, digital stopwatch functions can be easily realized by software.

4.8.2 Count-up pattern

The stopwatch timer is configured as two four-bit BCD timers, SWL and SWH. The SWL timer, at the stage preceding the stopwatch timer, has an approximate $100 \, \text{Hz}$ signal as its input clock. It counts up every $1/100 \, \text{sec}$ and generates an approximate $10 \, \text{Hz}$ signal. The SWH timer has an approximate $10 \, \text{Hz}$ signal generated by the SWL timer for its input clock. It counts up every $1/10 \, \text{sec}$ and generates a $1 \, \text{Hz}$ signal.

Figure 4.8.2.1 shows the count-up pattern of the stopwatch timer.




Fig. 4.8.2.1 Count-up pattern of stopwatch timer

SWL generates an approximate 10 Hz signal from the 256 Hz based signal. The count-up intervals are 2/256 sec and 3/256 sec, so that two final patterns are generated: a 25/256 sec interval and a 26/256 sec interval. Consequently, the count-up intervals are 2/256 sec and 3/256 sec, which do not amount to an accurate 1/100 sec. SWH counts the approximate 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4:6 to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

4.8.3 Interrupt function

The 10 Hz (approximate 10 Hz) and 1 Hz interrupts can be generated by the overflow of the SWL and SWH stopwatch timers, respectively. Also, software can separately mask the frequencies as described earlier.

Figure 4.8.3.1 is the timing chart for the stopwatch timer.




Fig. 4.8.3.1 Timing chart for stopwatch timer

As shown in Figure 4.8.3.1, the interrupts are generated by the overflow of the respective timers ("9" changing to "0"). Also at this point, the corresponding interrupt factor flags (SWIT0, SWIT1) are set to "1". The respective interrupts can be masked separately with the interrupt mask registers (EISWIT0, EISWIT1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of the corresponding timers.

4.8.4 I/O memory of stopwatch timer

Table 4.8.4.1 shows the stopwatch timer control bits and their addresses.

Table 4.8.4.1 Control bits of stopwatch timer

	Table 1.6.1.1 Common one of stopmatch times										
Address		Reg	ister						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	SWL3	SWL2	SWL1	SWL0	SWL3	0			MSB		
071H	SWL3	SWLZ	SWLI	SWLU	SWL2	0			Character times 1/100 and data (DCD)		
07111			3		SWL1	0			Stopwatch timer 1/100 sec data (BCD)		
		·	Κ		SWL0	0			LSB		
	SWH3	SWH2	SWH1	SWH0	SWH3	0			MSB		
072H	эмпэ	ЗИПZ	ЗИПІ	3₩П0	SWH2	0			Stopwatch timer 1/10 sec data (BCD)		
0/2/1		F			SWH1	0			Stopwarch timer 1/10 sec data (BCD)		
			<u> </u>		SWH0	0			_ LSB		
	HLMOD	0	EISWIT1	EISWITO	HLMOD	0	Heavy load	Normal	Heavy load protection mode register		
076H	TILIVIOD	U	LISWIII	LISWIIU	0 *3	_ *2	-	-	Unused		
07011	R/W	R	D	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)		
	IX/ VV	K	IV.	vv	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)		
	0	IK0	SWIT1	SWIT0	0 *3	_ *2	-	-	Unused		
07AH	U	INU	SWILL	300110	IK0 *4	0	Yes	No	Interrupt factor flag (K00-K03)		
UTAIT			?		SWIT1 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)		
			`		SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)		
	TMRST	SWRUN	CWDCT	IOC0	TMRST*3	Reset	Reset	-	Clock timer reset		
07EH	LCMINI	SWKUN	JWKJI	1000	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop		
O'LII	w	R/W	w	R/W	SWRST*3	Reset	Reset	-	Stopwatch timer reset		
	۷V	FX/W	۷V	IX/VV	IOC0	0	Output	Input	I/O control register 0 (P00–P03)		

^{*1} Initial value at initial reset

SWL0-SWL3: 1/100 sec stopwatch timer (071H)

Data (BCD) of the 1/100 sec column of the stopwatch timer can be read. These four bits are read-only, and cannot be written.

After an initial reset, the timer data is set to "0H".

SWH0-SWH3: 1/10 sec stopwatch timer (072H)

Data (BCD) of the 1/10 sec column of the stopwatch timer can be read. These four bits are read-only, and cannot be written.

After an initial reset, the timer data is set to "0H".

EISWIT0, EISWIT1: Interrupt mask registers (076H•D0, D1)

These registers mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EISWIT0, EISWIT1) are used to mask the 10 Hz and 1 Hz interrupts, respectively.

After an initial reset, these registers are both set to "0".

SWIT0, SWIT1: Interrupt factor flags (07AH•D0, D1)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

Writing: Invalid

The interrupt factor flags (SWIT0, SWIT1) correspond to the 10 Hz and 1 Hz interrupts, respectively. With these flags, the software can determine whether a stopwatch timer interrupt has occurred. However, regardless of the interrupt mask register setting, these flags are set to "1" by the timer overflow. They are reset by reading with the software.

^{*3} Always "0" being read *2 Not set in the circuit

^{*4} Reset (0) immediately after being read

Reading of interrupt factor flags are available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address. After an initial reset, these flags are set to "0".

SWRST: Stopwatch timer reset (07EH•D1)

This bit resets the stopwatch timer.

When "1" is written: Stopwatch timer reset

When "0" is written: No operation Reading: Always "0"

The stopwatch timer is reset when "1" is written to SWRST. When the stopwatch timer is reset while running, operation restarts immediately. Also, while stopped, the reset data is maintained. This bit is write-only, and is always "0" when read.

SWRUN: Stopwatch timer run/stop (07EH•D2)

This bit controls run/stop of the stopwatch timer.

When "1" is written: Run When "0" is written: Stop Reading: Valid

The stopwatch timer runs when "1" is written to SWRUN, and stops when "0" is written. When stopped, the timer data is maintained until the timer next Run or is reset. Also, when the timer runs after being stopped, the data that was maintained can be used to resume the count. If the timer data is read while running, a correct read may be impossible because of the carry from the low-order bit (SWL) to the high-order bit (SWH). This occurs if reading has extended over the SWL and SWH bits when the carry occurs. To prevent this, read after stopping, and then continue running. Also, the stopped duration must be within 976 μ sec (256 Hz, 1/4 cycle). At initial reset, this register is set to "0".

4.8.5 Programming notes

- (1) Note that the frequencies and times differ from the description in this section when the oscillation frequency is not 32.768 kHz.
- (2) If the timer data is read while running, a correct read may be impossible because of the carry from the low-order bit (SWL) to the high-order bit (SWH). This occurs if reading has extended over the SWL and SWH bits when the carry occurs. To prevent this, read after stopping, and then continue running. Also, the stopped duration must be within 976 µsec (256 Hz, 1/4 cycle).
- (3) Reading of interrupt factor flags are available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

4.9 Heavy Load Protection Circuit

4.9.1 Heavy load protection function

The E0C6009 Series has a heavy load protection function for when the battery load becomes heavy and the source voltage changes, such as when an external buzzer sounds or an external lamp lights. The state where the heavy load protection function is in effect is called the heavy load protection mode. The normal mode changes to the heavy load protection mode in the following case:

• When the software changes the mode to the heavy load protection mode (HLMOD = "1")

In the heavy load protection mode, the internal voltage regulator is switched to the high-stability mode from the low current consumption mode. Consequently, more current is consumed in the heavy load protection mode than in the normal mode. Unless it is necessary, be careful not to set the heavy load protection mode with the software.

4.9.2 I/O memory of heavy load protection circuit

Table 4.9.2.1 shows the heavy load protection circuit control bit and the address.

Table 4.9.2.1 Control bit of heavy load protection circuit

۸۵۵۳۵	Address Register		ister						Commont		
Addre	SS D	03	D2	D1	D1 D0 Name Init *1 1 0		Comment				
	ш	MOD	۸	EISWIT1	EICWITO	HLMOD	0	Heavy load	Normal	Heavy load protection mode register	
0761	1	VIOD	U	EISWIII	EISWIIU	0 *3	_ *2	-	-	Unused	
0766	076H R/W R R/W		14/	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)			
	R/	/vv	К	R/	VV	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)	

^{*1} Initial value at initial reset

HLMOD: Heavy load protection mode control (076H•D3)

Controls the heavy load protection mode.

When "1" is written: Heavy load protection mode on When "0" is written: Heavy load protection mode off

Reading: Valid

When HLMOD is set to "1", the IC enters the heavy load protection mode.

In the heavy load protection mode, the consumed current becomes larger. Unless necessary, do not select the heavy load protection mode with the software.

After an initial reset, this register is set to "0".

4.9.3 Programming note

In the heavy load protection mode, the consumed current becomes larger. Unless necessary, do not select the heavy load protection mode with the software.

38 EPSON E0C6009 TECHNICAL MANUAL

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

4.10 Interrupt and HALT

The E0C6009 Series provides the following interrupt settings, each of which is maskable.

External interrupt: Input port interrupt (one)
Internal interrupt: Timer interrupt (three)
Stopwatch interrupt (two)

To enable interrupts, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable). When an interrupt occurs, the interrupt flag is automatically reset to "0" (DI) and interrupts after that are inhibited.

Figure 4.10.1 shows the configuration of the interrupt circuit.




Fig. 4.10.1 Configuration of interrupt circuit

HALT mode

When the HALT instruction is executed, the CPU stops operating and enters the HALT mode. The oscillation circuit and the peripheral circuits operate in the HALT mode. By an interrupt, the CPU exits the HALT mode and resumes operating.

E0C6009 TECHNICAL MANUAL EPSON 39

4.10.1 Interrupt factors

Table 4.10.1.1 shows the factors that generate interrupt requests.

The interrupt factor flags are set to "1" depending on the corresponding interrupt factors.

The CPU is interrupted when the following two conditions occur and an interrupt factor flag is set to "1".

- The corresponding mask register is "1" (enabled)
- The interrupt flag is 1 (EI)

The interrupt factor flag is a read-only register, but can be reset to "0" when the register data is read. At initial reset, the interrupt factor flags are reset to "0".

Note: Reading of interrupt factor flag is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

10010 1.10.1.1 11110111	ipi juciors				
Interrupt factor	Interrupt factor flag				
Clock timer 2 Hz falling edge	TI2 (079H•D2)				
Clock timer 8 Hz falling edge	TI8 (079H•D1)				
Clock timer 32 Hz falling edge	TI32 (079H•D0)				
Stopwatch timer 1 Hz falling edge	SWIT1 (07AH•D1)				
Stopwatch timer 10 Hz falling edge	SWIT0 (07AH•D0)				
Input (K00–K03) port falling edge	IK0 (07AH•D2)				

Table 4.10.1.1 Interrupt factors

4.10.2 Specific masks for interrupt

The interrupt factor flags can be masked by the corresponding interrupt mask registers. The interrupt mask registers are read/write registers. The interrupts are enabled when "1" is written to them, and masked (interrupt disabled) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.10.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt m	nask register	Interrupt factor flag				
ETI2	(078H•D2)	TI2	(079H•D2)			
ETI8	(078H•D1)	TI8	(079H•D1)			
ETI32	(078H•D0)	TI32	(079H•D0)			
EISWIT1	(076H•D1)	SWIT1	(07AH•D1)			
EISWIT0	(076H•D0)	SWIT0	(07AH•D0)			
EIK03*	(075H•D3)					
EIK02*	(075H•D2)	IK0	(07AH•D2)			
EIK01*	(075H•D1)	INU	(0/An•D2)			
EIK00*	(075H•D0)					

Table 4.10.2.1 Interrupt mask registers and interrupt factor flags

^{*} There is an interrupt mask register for each input port terminal.

4.10.3 Interrupt vectors

When an interrupt request is input to the CPU, the CPU starts interrupt processing. After the program being executed is suspended, interrupt processing is executed in the following order:

- (1) The address data (value of the program counter) of the program step to be executed next is saved on the stack (RAM).
- (2) The interrupt request causes the value of the interrupt vector (page 1, 02H–0FH) to be loaded into the program counter.
- (3) The program at the specified address is executed (execution of interrupt processing routine).

Note: The processing in steps (1) and (2), above, takes 12 cycles of the CPU system clock.

Page	Step	Interrupt vector
1	02H	Input (K00–K03) interrupt
	04H	Clock timer interrupt
	06H	Clock timer + Input interrupt
	08H	Stopwatch timer interrupt
	0AH	Stopwatch timer + Input interrupt
	0CH	Stopwatch timer + Clock timer interrupt
	0EH	Stopwatch timer + Clock timer + Input interrupt

Table 4.10.3.1 Interrupt vector addresses

4.10.4 I/O memory of interrupt

Table 4.10.4.1 shows the interrupt control bits and their addresses.

Register Address Comment D3 D2 Init *1 D1 D0 Name EIK03 0 Enable Mask EIK03 EIK02 EIK01 EIK00 EIK02 0 Enable Mask 075H Interrupt mask register (K00-K03) EIK01 0 Enable Mask R/W EIK00 0 Enable Mask HLMOD 0 Heavy load Normal Heavy load protection mode register HLMOD 0 EISWIT1 EISWIT0 0 *3 _ *2 076H EISWIT1 0 Enable Interrupt mask register (stopwatch 1 Hz) Mask R/W R R/W EISWITC Enable 0 Mask Interrupt mask register (stopwatch 10 Hz) CSDC 0 Static Dynamic LCD drive switch **CSDC** ETI2 ETI8 ETI32 0 Enable Mask ETI2 Interrupt mask register (clock timer 2 Hz) 078H ETI8 0 Enable Mask Interrupt mask register (clock timer 8 Hz) R/W ETI32 Enable 0 Mask Interrupt mask register (clock timer 32 Hz) 0 *3 _ *2 Unused 0 TI32 TI2 TIR TI2 *4 0 Yes No Interrupt factor flag (clock timer 2 Hz) 079H TI8 *4 0 Yes No Interrupt factor flag (clock timer 8 Hz) R TI32 *4 Interrupt factor flag (clock timer 32 Hz) 0 Yes No - *2 0 *3 0 IK0 SWIT1 SWIT0 IK0 *4 0 Yes No Interrupt factor flag (K00-K03) 07AH SWIT1 *4 0 No Yes Interrupt factor flag (stopwatch 1 Hz) SWIT0 *4 Yes No Interrupt factor flag (stopwatch 10 Hz)

Table 4.10.4.1 Control bits of interrupt

ETI32, ETI8, ETI2: Interrupt mask registers (078H•D0-D2)

TI32, TI8, TI2: Interrupt factor flags (079H•D0–D2)

...See Section 4.7, "Clock Timer".

EISWIT0, EISWIT1: Interrupt mask registers (076H•D0, D1)

SWIT0, SWIT1: Interrupt factor flags (07AH•D0, D1)

...See Section 4.8, "Stopwatch Timer".

EIK00-EIK03: Interrupt mask registers (075H)

IK0: Interrupt factor flag (07AH•D2)

...See Section 4.3, "Input Port".

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read


4.10.5 Programming notes

- (1) Restart from the HALT mode is performed by an interrupt. The return address after completion of the interrupt processing will be the address following the HALT instruction.
- (2) When an interrupt occurs, the interrupt flag will be reset by the hardware and it will become DI status. After completion of the interrupt processing, set to the EI status through the software as needed.
 - Moreover, the nesting level may be set to be programmable by setting to the EI state at the beginning of the interrupt processing routine.
- (3) The interrupt factor flags must always be reset before setting the EI status. When the interrupt mask register has been set to "1", the same interrupt will occur again if the EI status is set unless of resetting the interrupt factor flag.
- (4) The interrupt factor flag will be reset by reading through the software. Because of this, when multiple interrupt factor flags are to be assigned to the same address, perform the flag check after the contents of the address has been stored in the RAM. Direct checking with the FAN instruction will cause all the interrupt factor flag to be reset.
- (5) Reading of interrupt factor flag is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

42


CHAPTER 5 BASIC EXTERNAL WIRING DIAGRAM

Piezo Buzzer Single Terminal Driving



Note: The above table is simply an example, and is not guaranteed to work.

Piezo Buzzer Direct Driving



When driving the buzzer, set the IC into the heavy load protection mode since the supply voltage changes according to the buzzer frequency.

CHAPTER 6 ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Rating

E0C6009

 $(V_{DD}=0V)$

Item	Symbol	Rated value	Unit
Supply voltage	Vss	-5.5 to 0.5	V
Input voltage (1)	VI	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1 - 0.3 to 0.5	V
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_

E0C60L09

 $(V_{DD}=0V)$

		() = -	,
Item	Symbol	Rated value	Unit
Supply voltage	Vss	-2.0 to 0.5	V
Input voltage (1)	VI	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1 - 0.3 to 0.5	V
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_

6.2 Recommended Operating Conditions

E0C6009

(Ta=-20 to 70°C)

				\ -		, , ,
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-3.6	-3.0	-2.6	V
Oscillation frequency	fosc	Crystal oscillation		32.768		kHz
		CR oscillation, Rcr=475kΩ		65	80	kHz
Booster capacitor	C1		0.1			μF
Capacitor between VDD and Vs1	C3 or C4 *1		0.1			μF

^{*1} Depends on the LCD specification. Please refer to Figure 2.1.1.

E0C60L09

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-1.8	-1.5	-1.2	V
Oscillation frequency	fosc	Crystal oscillation		32.768		kHz
		CR oscillation, Rcr=475kΩ		65	80	kHz
Booster capacitor	C1		0.1			μF
Capacitor between VDD and Vs1	C3 or C4 *1		0.1			μF

^{*1} Depends on the LCD specification. Please refer to Figure 2.1.1.

6.3 DC Characteristics

E0C6009

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, Ta=25°C, Vs1/VL1-VL3 are internal voltage, C1-C4=0.1μF

Item	Symbol	· · · · · · · · · · · · · · · · · · ·	dition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, P00-03, P10-13	0.2·Vss		0	V
High level input voltage (2)	VIH2		RESET, TEST	0.1·Vss		0	V
Low level input voltage (1)	V _{IL1}		K00-03, P00-03, P10-13	Vss		0.8·Vss	V
Low level input voltage (2)	VIL2		RESET, TEST	Vss		0.9·Vss	V
High level input current (1)	IIH1	VIH1=0V, No pull-down	K00-03, P00-03, P10-13	0		0.5	μΑ
High level input current (2)	IIH2	VIH2=0V, Pull-down	K00-03	4		40	μΑ
High level input current (3)	IIH3	VIH3=0V, Pull-down	P00-03, P10-13	50		200	μΑ
			RESET, TEST				
Low level input current	IIL	VIL=VSS	K00-03, P00-03, P10-13	-0.5		0	μΑ
			RESET, TEST				
High level output current (1)	Іоні	Voh1=0.1·Vss	R00, R03			-1.8	mA
High level output current (2)	Іон2	Voh2=0.1·Vss	R01, R02,			-0.9	mA
			P00-03, P10-13				
Low level output current (1)	IOL1	Vol1=0.9·Vss	R00, R03	4.0			mA
Low level output current (2)	IOL2	Vol2=0.9·Vss	R01, R02,	3.0			mA
			P00-03, P10-13				
Common output current	Іон3	Vонз=-0.05V	COM0-3			-3	μΑ
	IOL3	Vol3=Vl3+0.05V		3			μΑ
Segment output current	Іон4	Voh4=-0.05V	SEG0-37			-3	μA
(during LCD output)	IOL4	Vol4=Vl3+0.05V		3			μA
Segment output current	Іон5	Voh5=0.1·Vss	SEG0-37			-200	μA
(during DC output)	IOL5	Vol5=0.9·Vss		200			μΑ

E0C60L09

Unless otherwise specified:

 $VdD=0V,\ Vss=-1.5V,\ fosc=32.768kHz,\ Ta=25^{\circ}C,\ Vs1/Vl1-Vl3\ are\ internal\ voltage,\ C1-C4=0.1\mu F$

Item	Symbol	Cond	dition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, P00-03, P10-13	0.2·Vss		0	V
High level input voltage (2)	VIH2		RESET, TEST	0.1·Vss		0	V
Low level input voltage (1)	V _{IL1}		K00-03, P00-03, P10-13	Vss		0.8·Vss	V
Low level input voltage (2)	VIL2		RESET, TEST	Vss		0.9·Vss	V
High level input current (1)	IIH1	VIH1=0V, No pull-down	K00-03, P00-03, P10-13	0		0.5	μΑ
High level input current (2)	IIH2	VIH2=0V, Pull-down	K00-03	2		16	μΑ
High level input current (3)	IIH3	VIH3=0V, Pull-down	P00-03, P10-13	25		100	μΑ
			RESET, TEST				
Low level input current	IIL	VIL=VSS	K00-03, P00-03, P10-13	-0.5		0	μΑ
			RESET, TEST				
High level output current (1)	Іоні	Voh1=0.1·Vss	R00, R03			-300	μΑ
High level output current (2)	Іон2	Voh2=0.1·Vss	R01, R02,			-150	μΑ
			P00-03, P10-13				
Low level output current (1)	IOL1	Vol1=0.9·Vss	R00, R03	1400			μΑ
Low level output current (2)	IOL2	Vol2=0.9·Vss	R01, R02,	700			μΑ
			P00-03, P10-13				
Common output current	Іон3	VOH3=-0.05V	COM0-3			-3	μΑ
	IOL3	Vol3=Vl3+0.05V		3			μΑ
Segment output current	Іон4	Voh4=-0.05V	SEG0-37			-3	μΑ
(during LCD output)	IOL4	Vol4=Vl3+0.05V		3			μΑ
Segment output current	Іон5	Voh5=0.1·Vss	SEG0-37			-100	μΑ
(during DC output)	IOL5	Vol5=0.9·Vss		100			μA

6.4 Analog Circuit Characteristics and Current Consumption

E0C6009 (Crystal oscillation)

• 4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias (VL2 is shorted to Vss inside the IC)

Normal mode

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, $Ta=25^{\circ}C$, Cg=25pF, Vs1/VL1-VL3 are internal voltage, $C1-C4=0.1\mu F$

Item	Symbol	Condition			Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDD and VL1				1/2·VL2	V
		(without panel load)	- 0.1		×0.9		
	VL2	Connect 1 MΩ load resistor between VD	D and VL2		Vss		V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VD	D and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
Current consumption	IOP	During HALT	Without		1.0	2.5	μΑ
		During execution	panel load		2.5	5.0	μΑ

Heavy load protection mode

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, $Ta=25^{\circ}C$, Cg=25pF, Vs1/VL1-VL3 are internal voltage, $C1-C4=0.1\mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	Connect 1 MΩ load resistor between VDD and VL1			1/2·VL2	V
		without panel load)		- 0.1		×0.85	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2		Vss		V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.85	
Current consumption	IOP	During HALT	Without		2.0	5.5	μΑ
		During execution	panel load		5.5	10.0	μΑ

• 3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias (VL3 is shorted to Vss inside the IC and VL1 is shorted to VL2 outside the IC)

Normal mode

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C3=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3		Vss		V
		(without panel load)					
Current consumption	IOP	During HALT	Without		1.0	2.5	μΑ
		During execution	panel load		2.5	5.0	μΑ

Heavy load protection mode

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C3=0.1μF

		Ta=25 C, CG=25pr, VSI/VLI=VLS are into	ernar vortage	<u> </u>		N 4	11.26
Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	onnect 1 MΩ load resistor between VDD and VL1 1		1/2·VL3		1/2·VL3	V
		(without panel load)	ithout panel load)			×0.85	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.85	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3		Vss		V
		(without panel load)					
Current consumption	IOP	During HALT	Without		2.0	5.5	μΑ
		During execution	panel load		5.5	10.0	μΑ

E0C60L09 (Crystal oscillation)

• 4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias (VL1 is shorted to Vss inside the IC)

Normal mode

Unless otherwise specified:

 $V_{DD}=0V,\ V_{SS}=-1.5V,\ fosc=32.768kHz,\ T_{a}=25^{\circ}C,\ C_{G}=25pF,\ V_{S1}/V_{L1}-V_{L3}\ are\ internal\ voltage,\ C_{1}-C_{4}=0.1\mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1		Vss		V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	2·VL1		2.VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.9	
Current consumption	IOP	During HALT	Without		1.0	2.5	μA
		During execution	panel load		2.5	5.0	μΑ

Heavy load protection mode

Unless otherwise specified:

VDD=0V, Vss=-1.5V, fosc=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C4=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1		Vss		V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	2·VL1		2.VL1	V
		(without panel load)		- 0.1		×0.85	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.85	
Current consumption	IOP	During HALT	Without		2.0	5.5	μΑ
		During execution	panel load		5.5	10.0	μΑ

• 3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias (VL1 is shorted to Vss inside the IC and VL1 is shorted to VL2 outside the IC)

Normal mode

Unless otherwise specified:

VDD=0V, Vss=-1.5V, fosc=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C3=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI		Vss		V	
		ithout panel load)					
	VL2	Connect 1 MΩ load resistor between VDI	and VL2		Vss		V
		(without panel load)	vithout panel load)				
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	2·VL1		2.VL1	V
		(without panel load)		- 0.1		×0.9	
Current consumption	Іор	During HALT	Without		1.0	2.5	μΑ
		During execution	panel load		2.5	5.0	μΑ

Heavy load protection mode

Unless otherwise specified:

 $VdD=0V, Vss=-1.5V, fosc=32.768kHz, Ta=25^{\circ}C, Cg=25pF, Vs_1/Vl_1-Vl_3 \ are internal \ voltage, C_1-C_3=0.1 \mu F \ voltage, C_1-C_3=0.0 \ voltage, C_1-C_3=0.0$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDD and VL1			Vss		V
		(without panel load)	rithout panel load)				
	VL2	Connect 1 MΩ load resistor between VD	D and VL2		Vss		V
		(without panel load)					
	VL3	Connect 1 M Ω load resistor between VD	D and VL3	2.VL1		2.VL1	V
		(without panel load)		- 0.1		×0.85	
Current consumption	Іор	During HALT	Without		2.0	5.5	μΑ
		During execution	panel load		5.5	10.0	μΑ

E0C6009 (CR oscillation)

• 4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias (VL2 is shorted to Vss inside the IC)

Normal mode

Unless otherwise specified:

 $V_{DD}=0V,\ V_{SS}=-3.0V,\ fosc=65kHz,\ T_{a}=25^{\circ}C,\ V_{S1}/V_{L1}-V_{L3}\ are\ internal\ voltage,\ C_{1}-C_{4}=0.1\mu F,\ R_{CR}=475k\Omega$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1	1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2		Vss		V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
Current consumption	IOP	During HALT	Without		8.0	15.0	μΑ
		During execution	panel load		15.0	20.0	μΑ

Heavy load protection mode

Unless otherwise specified:

VDD=0V, VSS=-3.0V, foSC=65kHz, $Ta=25^{\circ}C$, VSI/VLI-VL3 are internal voltage, $CI-C4=0.1\mu F$, $RCR=475k\Omega$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDD and VL1 1		1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.85	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2		Vss		V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.85	
Current consumption	IOP	During HALT	Without		16.0	30.0	μΑ
		During execution	panel load		30.0	40.0	μΑ

• 3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias (VL3 is shorted to Vss inside the IC and VL1 is shorted to VL2 outside the IC)

Normal mode

Unless otherwise specified:

 $V_{DD}=0V,\ Vss=-3.0V,\ fosc=65kHz,\ Ta=25^{\circ}C,\ Vs_{1}/V_{L1}-V_{L3}\ are\ internal\ voltage,\ C_{1}-C_{3}=0.1\mu F,\ Rc_{R}=475k\Omega$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3		Vss		V
		(without panel load)					
Current consumption	IOP	During HALT	Without		8.0	15.0	μΑ
		During execution	panel load		15.0	20.0	μΑ

Heavy load protection mode

Unless otherwise specified:

 $VdD=0V, Vss=-3.0V, fosc=65kHz, Ta=25^{\circ}C, Vs_1/Vl_1-Vl_3 \ are \ internal \ voltage, C_1-C_3=0.1 \mu F, Rcr=475k\Omega$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	and VL1	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.85	
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	1/2·VL3		1/2·VL3	V
		(without panel load)		- 0.1		×0.85	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3		Vss		V
		(without panel load)					
Current consumption	IOP	During HALT	Without		16.0	30.0	μΑ
		During execution	panel load		30.0	40.0	μΑ

E0C60L09 (CR oscillation)

• 4.5 V LCD panel, 1/4, 1/3, 1/2 duty, 1/3 bias (VL1 is shorted to Vss inside the IC)

Normal mode

Unless otherwise specified:

 $V_{DD}=0V,\ V_{SS}=-1.5V,\ fosc=65kHz,\ Ta=25^{\circ}C,\ V_{S1}/V_{L1}-V_{L3}$ are internal voltage, $C_{1}-C_{4}=0.1\mu F,\ R_{CR}=475k\Omega$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDD and VL1			Vss		V
		rithout panel load)					
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	2·VL1		2.VL1	V
		(without panel load)	without panel load)			×0.9	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.9	
Current consumption	IOP	During HALT	Without		8.0	15.0	μΑ
		During execution	panel load		15.0	20.0	μΑ

Heavy load protection mode

Unless otherwise specified:

VDD=0V, Vss=-1.5V, fosc=65kHz, Ta=25°C, Vs₁/V_{L1}-V_{L3} are internal voltage, C₁-C₄=0.1μF, Rcr=475kΩ

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VD		Vss		V	
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VD	2·VL1		2·VL1	V	
		(without panel load)	- 0.1		×0.85		
	VL3	Connect 1 MΩ load resistor between VD	3.VL1		3.VL1	V	
		(without panel load)		- 0.1		×0.85	
Current consumption	Іор	During HALT	Without		16.0	30.0	μΑ
_		During execution	panel load		30.0	40.0	μΑ

• 3 V LCD panel, 1/4, 1/3, 1/2 duty, 1/2 bias (VL1 is shorted to Vss inside the IC and VL1 is shorted to VL2 outside the IC)

Normal mode

Unless otherwise specified:

Item	Symbol	Condition			Тур.	Max.	Unit
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VDI	Connect 1 MΩ load resistor between VDD and VL1				V
		(without panel load)	(without panel load)				
	VL2	Connect 1 MΩ load resistor between VDI	Connect 1 MΩ load resistor between VDD and VL2				V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDI	2.VL1		2·VL1	V	
		(without panel load)	- 0.1		×0.9		
Current consumption	Іор	During HALT	Without		8.0	15.0	μA
		During execution	panel load		15.0	20.0	μA

Heavy load protection mode

Unless otherwise specified:

 $VdD=0V, Vss=-1.5V, fosc=65kHz, Ta=25^{\circ}C, Vs_1/Vl_1-Vl_3 \ are \ internal \ voltage, C_1-C_3=0.1 \mu F, Rcr=475k\Omega$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
LCD drive voltage	V _{L1}	Connect 1 MΩ load resistor between VD	Connect 1 MΩ load resistor between VDD and VL1				V
		(without panel load)	vithout panel load)				
	VL2	Connect 1 MΩ load resistor between VD	Connect 1 MΩ load resistor between VDD and VL2				V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VD	Connect 1 MΩ load resistor between VDD and VL3				V
		(without panel load)		- 0.1		×0.85	
Current consumption	IOP	During HALT	Without		16.0	30.0	μΑ
		During execution	panel load		30.0	40.0	μΑ

6.5 Oscillation Characteristics

Oscillation characteristics will vary according to different conditions (elements used, board pattern). Use the following characteristics are as reference values.

E0C6009 Crystal Oscillation

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc=32.768kHz, Crystal: C-002R (CI=35kΩ), CG=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-2.6			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-2.6			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	∂f/∂V	Vss=-2.6 to -3.6V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂Cg	Cg=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-3.6	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VSS	200			$M\Omega$

E0C60L09 Crystal Oscillation

Unless otherwise specified:

VDD=0V, Vss=-1.5V, fosc=32.768kHz, Crystal: C-002R (CI=35kΩ), CG=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-1.2			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.2			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	∂f/∂V	Vss=-1.2 to -1.8V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂Cg	Cg=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-1.8	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, Vss	200			ΜΩ

E0C6009 CR Oscillation

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Rcr=475k Ω , Ta=25°C

755-5.0 V, RER-175RBB, 14-25 C								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
Oscillation frequency dispersion	fosc		45.5	65	84.5	kHz		
Oscillation start time	tsta	Vss=-2.6 to -3.6V			3	mS		

E0C60L09 CR Oscillation


Unless otherwise specified:


VDD=0V, VSS=-1.5V, RCR=475k Ω , Ta=25°C

7DD-07, 755-1.57, RCR-175RBB, 14-25 C								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
Oscillation frequency dispersion	fosc		45.5	65	84.5	kHz		
Oscillation start time	İsta	Vss=-1.2 to -1.8V			3	mS		

CHAPTER 7 CERAMIC PACKAGE FOR TEST SAMPLES







No.	Name	No.	Name	No.	Name	No.	Name
1	SEG35	21	R03	41	N.C.	61	N.C.
2	N.C.	22	N.C.	42	N.C.	62	N.C.
3	N.C.	23	N.C.	43	SEG1	63	N.C.
4	SEG36	24	N.C.	44	SEG2	64	SEG19
5	SEG37	25	Vss	45	SEG3	65	TEST
6	K03	26	RESET	46	SEG4	66	SEG20
7	K02	27	Vs1	47	SEG5	67	SEG21
8	K01	28	OSC2	48	SEG6	68	SEG22
9	K00	29	OSC1	49	SEG7	69	SEG23
10	P13	30	V_{DD}	50	SEG8	70	SEG24
11	P12	31	VL3	51	SEG9	71	SEG25
12	P11	32	VL2	52	SEG10	72	SEG26
13	P10	33	V_{L1}	53	SEG11	73	SEG27
14	P03	34	CB	54	SEG12	74	SEG28
15	P02	35	CA	55	SEG13	75	SEG29
16	P01	36	COM3	56	SEG14	76	SEG30
17	P00	37	COM2	57	SEG15	77	SEG31
18	R02	38	COM1	58	SEG16	78	SEG32
19	R01	39	COM0	59	SEG17	79	SEG33
20	R00	40	SEG0	60	SEG18	80	SEG34

N.C.: No Connection

CHAPTER 8 PRECAUTIONS ON MOUNTING

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.).
 In particular, when using a crystal oscillator, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - (1) Components which are connected to the OSC1 and OSC2 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.

OSC2

OSC₁

- (2) As shown in the right hand figure, make a V DD pattern as large as possible at circumscription of the OSC1 and OSC2 terminals and the components connected to these terminals.


 Furthermore, do not use this V DD pattern for any purpose other than theoscillationsystem.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1 and V ss, please keep enough distance between OSC1 and Vss or other signals on the board pattern.

<Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
 - Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
 - When the built-in pull-down resistor is added to the RESET terminal by mask option, take into consideration dispersion of the resistance for setting the constant.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortestline.

<Power Supply Circuit>


- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the $V\,\,DD$ and $V\!S$ terminal with patterns as short and largeaspossible.
 - (2) When connecting between the No and Vs terminals with a bypass capacitor, the terminals should be connected as short as possible.



(3) Components which are connected to the Vs1, VL1, VL2, VL3 terminals, such as a capacitor, should be connected in the shortest line.

<a>Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.
 Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillationunit.



<Pre><Pre>cautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause
 this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation inactualuse.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

1960 E. Grand Ave

El Segundo, CA 90245, U.S.A.

Phone: +1-310-955-5300 Fax: +1-310-955-5400

- SALES OFFICES -

West

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central

1450 East American Lane, Suite 1550

Schaumburg, IL 60173, U.S.A.

Phone: +1-847-517-7667 Fax: +1-847-517-7601

101 Virginia Street, Suite 290 Crystal Lake, IL 60014

Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

4300 Six Forks Road, Suite 430 Raleigh, NC 27609, U.S.A.

Phone: +1-919-781-7667 Fax: +1-919-781-6778

1700 Spinnaker Drive Alpharetta, GA 30005

Phone: +1-770-754-4872 Fax: +1-770-753-0601

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15

80992 Muenchen, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

- GERMANY -

SALES OFFICE

Breidenbachstrasse 46

D-51373 Leverkusen, GERMANY

Phone: +49-(0)214-83070-0 Fax: +49-(0)214-83070-10

- UNITED KINGDOM -

UK BRANCH OFFICE

G6 Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

- FRANCE -

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

ASIA

- HONG KONG, CHINA -

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, HONG KONG

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

- CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg., 27, No. 69, Gui Jing Road

Caohejing, Shanghai, CHINA

Phone: 21-6485-5552 Fax: 21-6485-0775

- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3 Taipei, TAIWAN, R.O.C.

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300, TAIWAN, R.O.C.

Phone: 03-573-9900 Fax: 03-573-9169

- SINGAPORE -

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Phone: +65-337-7911 Fax: +65-334-2716

- KOREA -

SEIKO EPSON CORPORATION

KOREA OFFICE

10F, KLI 63 Bldg., 60 Yoido-Dong Youngdeungpo-Ku, Seoul, 150-010, KOREA Phone: 02-784-6027 Fax: 02-767-3677

- JAPAN -

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I

(Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "Saving" Technology, Epson electronic devices.

Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.





 \blacksquare Electronic devices information on the Epson WWW server

http://www.epson.co.jp