MF654-04



# CMOS 4-BIT SINGLE CHIP MICROCOMPUTER

## E0C6274 Technical Hardware E0C6274 Technical Software



**SEIKO EPSON CORPORATION** 

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency. Please note that "E0C" is the new name for the old product "SMC". If "SMC" appears in other manuals understand that it now reads "E0C".

# Software

#### PREFACE

This manual is individualy described about the hardware and the software of the E0C6274.

## I. E0C6274 Technical Hardware

This part explains the function of the E0C6274, the circuit configurations, and details the controlling method.

## II. E0C6274 Technical Software

This part explains the programming method of the E0C6274.

# E0C6274 Technical Hardware

#### CONTENTS

CHAPTER 1	OV	OVERVIEWI-1						
	1.1	Features I-2						
	1.2	Block DiagramI-3						
	1.3	Pin Layout DiagramI-4						
	1.4	Pin DescriptionI-6						
CHAPTER 2	PO\	NER SUPPLY AND INITIAL RESET I-7						
	2.1	Power SupplyI-7Voltage <vd1> for oscillation circuit and internal circuitI-8Voltage <vc1, and="" vc2="" vc3=""> for LCD drivingI-8Reference voltage <vr1 and="" vr2=""> for A/D converterI-8Reference voltage <gnd> for analog circuitI-9</gnd></vr1></vc1,></vd1>						
	2.2	Initial Reset       I-9         Reset terminal (RESET)       I-10         Simultaneous low input to terminals K00-K03       I-10         Watchdog timer       I-11         Internal register at initial resetting       I-11						
	2.3	Test Terminals (TEST and CO)I-11						
CHAPTER 3	CPL	J, ROM, RAM I-12						
	3.1	CPUI-12						
	3.2	ROM I-12						
	3.3	RAM I-13						
CHAPTER 4	PER	IPHERAL CIRCUITS AND OPERATION I-14						
	4.1	Memory MapI-14						
	4.2	Resetting Watchdog Timer       I-20         Configuration of watchdog timer       I-20         Control of watchdog timer       I-21         Programming note       I-21						
	4.3	Oscillation CircuitI-22Configuration of oscillation circuitI-22OSC1 oscillation circuitI-22OSC3 oscillation circuitI-23Control of oscillation circuitI-24Clock frequency and instruction execution timeI-25Programming notesI-25						

4.4	Input Ports (K00–K03, K10) Configuration of input ports	l-26 I-26
	Interrupt function	I-27
	Mask option	I-29
	Control of input ports	I-30
	Programming notes	I-32
4.5	Output Ports (R00–R03)	I-33
	Configuration of output ports	I-33
	Mask option	I-33
	Special output	I-33
	Control of output ports	I-36
	Programming note	1-38
4.6	I/O Ports (P00–P03, P10–P13, P20–P23)	I-39
	Configuration of I/O ports	I-39
	I/O control registers and input/output mode	I-40
	Pull up during input mode	I-40
	Mask option	I-40
	Programming note	I-41 I_/3
		1-45
4.7	LCD Driver (COM0–COM3, SEG0–SEG31)	I-44
	Configuration of LCD driver	I-44
	LCD display ON/OFF control and duty switching	I-47
	Control of LCD driver	I-40 I_/Q
	Programming notes	I-40
4.8	Clock Timer	I-51
	Configuration of clock timer	I-DI
	Interrupt function	1-51 I-52
	Control of clock timer	I-53
	Programming notes	I-55
4.0	Stanwatch Timer	
4.9	Configuration of stopwatch timer	1-00 I-56
	Count-up pattern	1-50 I-57
	Interrupt function	I-58
	Control of stopwatch timer	I-59
	Programming notes	I-61
4 10	Programmable Timer	1-62
4.10	Configuration of programmable timer	I-62
	Input clock and pre-divider	I-62
	Operation of programmable timer	I-63
	Interrupt function	I-65
	Control of programmable timer	I-66
	Programming notes	I-69
4.11	Serial Interface (SIN, SOUT, SCLK, SRDY)	I-70
	Configuration of serial interface	I-70
	Master mode and slave mode of serial interface	I-71

		Data input/output and interrupt function Mask option Control of serial interface Programming notes	I-72 I-74 I-75 I-79
	4.12	A/D Converter Configuration of A/D converter Measured input terminal and measurement items Reference voltage generation circuit Middle electric potential (GND) generation circuit Operation of the dual slope type A/D converter A/D conversion and interrupt Control of the A/D converter Programming notes	
	4.13	General-purpose Operation Amplifier (AMP) Configuration of AMP circuit Operation of AMP circuit Control of AMP circuit Programming notes	I-101 I-101 I-101 I-102 I-102
	4.14	SVD (Supply Voltage Detection) Circuit Configuration of SVD circuit SVD operation Control of SVD circuit Programming notes	I-103 I-103 I-103 I-104 I-105
	4.15	Interrupt and HALT/SLEEP Interrupt factor Interrupt mask Interrupt vector Control of interrupt Programming notes	I-106 I-108 I-109 I-110 I-111 I-113
CHAPTER 5	SUM	MARY OF NOTES	I-114
	5.1	Notes for Low Current Consumption	I-114
	5.2	Summary of Notes by Function	I-115
CHAPTER 6	DIAC	GRAM OF BASIC EXTERNAL CONNECTIONS .	I-119
CHAPTER 7	ELEC	TRICAL CHARACTERISTICS	I-121
	7.1	Absolute Maximum Rating	I-121
	7.2	Recommended Operating Conditions	I-121
	7.3	DC Characteristics	I-122
	7.4	Analog Characteristics and Consumed Current	I-123
	7.5	Oscillation Characteristics	I-129

PAC	CKAGE	I-130
8.1	Plastic Package	. I-130
8.2	Ceramic Package for Test Samples	. I-132
PAC	D LAYOUT	I-133
<b>PAE</b> 9.1	Diagram of Pad Layout	<b>I-133</b> . I-133
	<b>PAC</b> 8.1 8.2	PACKAGE         8.1       Plastic Package         8.2       Ceramic Package for Test Samples

## **CHAPTER 1**

## **OVERVIEW**

The E0C6274 is a single-chip microcomputer made up of the 4-bit core CPU E0C6200A, ROM (4,096 words, 12 bits to a word), RAM (512 words, 4 bits to a word) LCD driver, dual slope type A/D converter, general purpose operational amplifier, serial interface, watchdog timer, programmable timer and time base counter. Because of its low-voltage operation and low power consumption, this series is ideal for a wide range of applications, and is especially suitable for battery-driven systems.

## 1.1 Features

OSC1 oscillation circuit	Crystal oscillation circuit: 32,768 Hz (Typ.)					
OSC3 oscillation circuit	CR or ceramic oscillation	circuit (*1): 1 MHz (Typ.)				
Instruction set	109 types					
Instruction execution time	During operation at 32 kH	z: 153 µsec, 214 µsec, 366 µsec				
(differ depending on instruction)	During operation at 1 MH	z: 5 µsec, 7 µsec, 12 µsec				
ROM capacity	4,096 words $\times$ 12 bits					
RAM capacity	512 words $\times$ 4 bits					
Input port	5 bits (pull up resistors ma	y be supplemented *1)				
Output port	4 bits (buzzer and clock ou	itputs are possible *2)				
<i>I/O port</i>	12 bits (4 bits may be selec	cted for serial input/output port *2)				
Serial interface	1 port (8 bits serial, synchi	conous clock type)				
A/D converter	Dual slope type (operating	temperature range: $0^{\circ}$ C to $50^{\circ}$ C)				
	Resolution/Conversion tim	ne: 4 types, programmable (*3)				
	6,400 counts / 500 msec	3,200 counts / 250 msec				
	1,600 counts / 125 msec	800 counts / 62.5 msec				
	A/D conversion precision:	$\pm 0.2\%$ (6,400 couns, voltage measuremant mode)				
	Measurement item: Voltag	e/Difference voltage/Resistance, programmable				
	Analog input: 5 terminals					
	Reference voltage generati	ion circuit built-in				
	Middle electric potential (	GND) generation circuit built-in				
LCD driver	32 segments $\times 4/3/2/1$	commons (*2)				
	Regulated voltage circuit a	and booster voltage circuit built-in				
	(compatible with 3–4.5 V	LCD, VR adjustable)				
Time base counter	2 systems (clock timer and	l stopwatch)				
Watchdog timer	Built-in					
Programmable timer	Built-in, with 1 input $\times$ 8 b	bits event counter function				
AMP (general-purpose operational ampli	ifier)					
	MOS input operational am	plifier $\times 2$				
SVD (supply voltage detection) circuit	2.3 / 2.4 / 2.5 / 2.6 V, prog	rammable (±100 mV)				
External interrupt	Input port interrupt:	2 systems				
Internal interrupt	Timer interrupt:	3 systems				
	Serial interface interrupt:	1 system				
	A/D interrupt:	1 system				
Supply voltage	During A/D operation:	2.4–5.5 V				
	During A/D stop:	2.2–5.5 V				
Current consumption (Typ.)	During SLEEP:	0.7 µA (3 V, stop oscillation)				
	During HALT:	2.0 μA (3 V, 32 kHz)				
	During operation:	6.0 μA (3 V, 32 kHz)				
		200 µA(3 V, 1 MHz)				
	During A/D operation:	306 µA(3 V, 32 kHz)				
		506 µA(3 V, 32 kHz, AMP circuit is ON status)				
Package	QFP5-100pin / QFP15-100	Opin (plastic) or chip				
	_	-				

\*1 May be selected with mask option.

\*2 May be selected with software.

\*3 It is necessary to modify external parts.

#### 1.2 Block Diagram



## 1.3 Pin Layout Diagram

#### QFP5-100pin



Pin No.	Pin Name						
1	K02	26	P22	51	SEG10	76	AI3
2	K01	27	P23	52	SEG11	77	AI2
3	K00	28	RESET	53	SEG12	78	VSSA
4	N.C.	29	TEST	54	SEG13	79	AI1
5	N.C.	30	CC	55	SEG14	80	AI0
6	Vss	31	CB	56	SEG15	81	CI
7	OSC1	32	CA	57	SEG16	82	CAZ
8	OSC2	33	VC3	58	SEG17	83	BF
9	OSC3	34	VC2	59	SEG18	84	RI
10	OSC4	35	VC1	60	SEG19	85	CH
11	VDD	36	VCA	61	SEG20	86	CL
12	R03	37	COM3	62	SEG21	87	GND
13	R02	38	COM2	63	SEG22	88	VDDA
14	R01	39	COM1	64	SEG23	89	AOUT0
15	R00	40	COM0	65	SEG24	90	AIP0
16	P00	41	SEG0	66	SEG25	91	AIM0
17	P01	42	SEG1	67	SEG26	92	AIP1
18	P02	43	SEG2	68	SEG27	93	AIM1
19	P03	44	SEG3	69	SEG28	94	AOUT1
20	P10	45	SEG4	70	SEG29	95	VR1
21	P11	46	SEG5	71	SEG30	96	VR2
22	P12	47	SEG6	72	SEG31	97	VRA
23	P13	48	SEG7	73	CO	98	VD1
24	P20	49	SEG8	74	AIF	99	K10
25	P21	50	SEG9	75	AI4	100	K03

Fig. 1.3.1 Pin layout diagram (QFP5-100pin)

N.C. = No Connection

#### QFP15-100pin



Pin No.	Pin Name						
1	K00	26	RESET	51	SEG12	76	VSSA
2	N.C.	27	TEST	52	SEG13	77	AI1
3	N.C.	28	CC	53	SEG14	78	AI0
4	Vss	29	CB	54	SEG15	79	CI
5	OSC1	30	CA	55	SEG16	80	CAZ
6	OSC2	31	VC3	56	SEG17	81	BF
7	OSC3	32	VC2	57	SEG18	82	RI
8	OSC4	33	VC1	58	SEG19	83	СН
9	VDD	34	VCA	59	SEG20	84	CL
10	R03	35	COM3	60	SEG21	85	GND
11	R02	36	COM2	61	SEG22	86	VDDA
12	R01	37	COM1	62	SEG23	87	AOUT0
13	R00	38	COM0	63	SEG24	88	AIP0
14	P00	39	SEG0	64	SEG25	89	AIM0
15	P01	40	SEG1	65	SEG26	90	AIP1
16	P02	41	SEG2	66	SEG27	91	AIM1
17	P03	42	SEG3	67	SEG28	92	AOUT1
18	P10	43	SEG4	68	SEG29	93	VR1
19	P11	44	SEG5	69	SEG30	94	VR2
20	P12	45	SEG6	70	SEG31	95	VRA
21	P13	46	SEG7	71	CO	96	VD1
22	P20	47	SEG8	72	AIF	97	K10
23	P21	48	SEG9	73	AI4	98	K03
24	P22	49	SEG10	74	AI3	99	K02
25	P23	50	SEG11	75	AI2	100	K01

Fig. 1.3.2 Pin layout diagram (QFP15-100pin)

N.C. = No Connection

## 1.4 Pin Description

Table 1.4.1 Pin description						
Din namo	Pin	No.	In/Out	Function		
Finnanie	QFP5-100pin	QFP15-100pin	m/Out	T unction		
Vdd	11	9	(I)	Power (+)		
Vss	6	4	(I)	Power (-)		
VDDA	88	86	(I)	Analog system power (+)		
VSSA	78	76	(I)	Analog system power (-)		
GND	87	85	(I/O)	Analog system ground		
VD1	98	96	_	Internal logic system regulated voltage output		
VC1	35	33	_	LCD system regulated voltage output		
VC2	34	32	_	LCD system booster voltage output (VC1 $\times$ 2)		
VC3	33	31	_	LCD system booster voltage output (VC1 $\times$ 3)		
VCA	36	34	_	LCD system voltage adjustment pin		
CA-CC	32-30	30–28	_	LCD system voltage booster condenser connecting pin		
OSC1	7	5	Ι	Crystal oscillator input		
OSC2	8	6	0	Crystal oscillator output		
OSC3	9	7	Ι	Ceramic or CR oscillator input (selected by mask option)		
OSC4	10	8	0	Ceramic or CR oscillator output (selected by mask option)		
K00-10	3-1, 100, 99	1, 100–97	Ι	Input port		
P00-13	16–23	14–21	I/O	I/O port		
P20-23	24–27	22–25	I/O	I/O port or serial interface I/O pin (selected by software)		
R00-03	15-12	13–10	0	Output port (buzzer and clock outputs are selected by software)		
COM0-3	40-37	38–35	0	LCD common output (1/4, 1/3, 1/2, 1/1 duty, programmable)		
SEG0-31	41–72	39–70	0	LCD segment output (DC output is selected by mask option)		
AI0-4	80, 79, 77–75	78, 77, 75–73	Ι	Analog input		
AIF	74	72	_	Analog input filter condenser connecting pin		
CAZ	82	80	_	Auto zero adjustment condenser connecting pin		
CI	81	79	_	Integral condenser connecting pin		
RI	84	82	_	Integral resistance connecting pin		
BF	83	81	_	Buffer amplifier output		
СО	73	71	_	Testing output pin		
СН	85	83	_	Reference voltage control condenser connecting pin		
CL	86	84	_	Reference voltage control condenser connecting pin		
VR1	95	93	(I)	Reference voltage for resistance measurement		
VR2	96	94	(I)	Reference voltage for voltage measurement		
VRA	97	95	_	Reference voltage adjustment pin		
AIP0	90	88	Ι	AMP 0 non inverted input		
AIM0	91	89	Ι	AMP 0 inverted input		
AOUT0	89	87	0	AMP 0 output		
AIP1	92	90	Ι	AMP 1 non inverted input		
AIM1	93	91	Ι	AMP 1 inverted input		
AOUT1	94	92	0	AMP 1 output		
RESET	28	26	Ι	System reset input pin		
TEST	29	27	Ι	Testing input pin		

## CHAPTER 2

## POWER SUPPLY AND INITIAL RESET

## 2.1 Power Supply

With a single external power supply (3 V \*1) supplied to VDD/VDDA through VSS/VSSA, the E0C6274 generates the necessary internal voltage with the regulated voltage circuit (<VD1> for oscillators, <VC1> for LCDs), the voltage booster circuit (<VC2, VC3> for LCDs) and the voltage dividing circuit (<GND>  $\approx$  VDDA/2, reference voltage for analog circuit).

Figure 2.1.1 shows the configuration of power supply.

\*1 Supply voltage: During A/D operation ...2.4 to 5.5 V During A/D stop ...2.2 to 5.5 V

- **Note:** External loads cannot be driven by the regulated voltage and voltage booster circuit's output voltage.
  - See Chapter 7, "ELECTRICAL CHARACTERISTICS" for voltage values.



VD1 is the voltage of the oscillation circuit and the internal logic circuit, and is generated by the oscillation system regulated voltage circuit for stabilizing the oscillation. Making VSS the standard (logic level 0), the oscillation system regulated voltage circuit generates VD1 from the supply voltage that is input from the VDD-VSS terminals.							
<ul> <li>VC1, VC2 and VC3 are the voltages for LCD drive, and are generated by the LCD system regulated voltage circuit and the voltage booster circuit to stabilize the display quality.</li> <li>VC1 is generated by the LCD system regulated voltage circuit with VSS as the standard from the supply voltage input from the VDD-VSS terminals.</li> <li>VC2 and VC3 are respectively double and triple obtained from the voltage booster circuit.</li> <li>The VC1 voltage can be adjusted to match the LCD panel characteristics by applying feedback to the VCA terminal using resistances RA1 and RA2 as shown in Figure 2.1.2.</li> <li>The voltage VC (≈VC1-VSS) of VC1 at this time is shown by the following expression:</li> </ul>							
Example: $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	See Chapter 7, "ELECTRICAL CHARAC- TERISTICS" for voltage values. VC1 VCA VCA $V_{CA}$ $V_{CA}$ $V_{CS}$ VCS VCS VC = 1 V						
	circuit for stabilizing the of Making VSS the standard () regulated voltage circuit ge is input from the VDD-VSS VC1, VC2 and VC3 are the v by the LCD system regulat circuit to stabilize the disp VC1 is generated by the LC VSS as the standard from t VSS terminals. VC2 and VC3 are respective voltage booster circuit. The VC1 voltage can be adj istics by applying feedback RA1 and RA2 as shown in The voltage VC ( $\approx$ VC1-VSS) of following expression: VC $\approx$ 1 × (RA1 + RA2 Example: $VC \approx 1 \times (RA1 + RA2$ About 1 V $\propto 0 \Omega$ About 1.5 V 2 M 1 MΩ $VC1 = \frac{VC1}{VCA} =$						

#### Reference voltage <VR1 and VR2> for A/D converter

VR1 and VR2 are the reference voltage of the A/D converter. VR1 is generated by the regulated voltage circuit and VR2 by resistance splitting of VR1. VR1 and VR2 may also be adjusted from outside. Use of the external adjustment or the internal adjustment can be selected by the mask option. In addition, it is possible to impress VR1 externally.

 $V{\tt R1}$  is used to generate  $V{\tt R2}$  and the reference voltage during resistance measurement using an A/D converter and  $V{\tt R2}$  becomes the reference voltage at the time of voltage measurement by the A/D converter.

The GND (ground) explained here following becomes the standard for both VR1 and VR2 and becomes the electric potential of the VSS side.

Refer to the section "A/D Converter" for details such as circuit configuration.

**Note:** Since the built-in reference voltage generation circuit is under development, the reference voltage should be impressed from outside.

Reference voltage <GND> for analog circuit Since GND becomes the standard for the analog input voltage that performs the A/D conversion, inside the circuit it is obtained by voltage dividing the power voltage impressed between the VDDA-VSSA terminals to about 1/2 by means of a resistance. In addition, the GND (ground) level can also be impressed externally.

### 2.2 Initial Reset

To initialize the E0C6274 circuits, initial reset must be executed. There are three ways of doing this.

- (1) External initial reset by the RESET terminal
- (2) External initial reset by simultaneous low input to terminals K00-K03
- (3) Initial reset by watchdog timer

Be sure to use reset functions (1) when making the power and be sure to initialize securely. In normal operation, the circuit may be initialized by any of the above three types.

Figure 2.2.1 shows the configuration of the initial reset circuit.



initial reset circuit

Reset terminal (RESET)	Initial reset can be executed externally by setting the reset termin to the low level. Maintain a low level of 0.1 msec to securely perform the initial rese When the reset terminal goes high, the CPU begins to operate. However, when turning the power on, the reset terminal should be set at a low level as in the timing shown in Figure 2.2.2.						
Fig. 2.2.2 Initial reset at power on	VDD RESET Power on 2.2 V 2.0 msec or more 0.4•VDD 0.1•VDD or less (low level) Power on The reset terminal should be set to 0.1·VDD or less (low level) until the supply voltage becomes 2.2 V or more. After that, a level of 0.4·VDD or less should be maintained more than 2.0 msec.						
Simultaneous low input to terminals K00-K03	<ul> <li>Another way of executing initial reset externally is to input a low signal simultaneously to the input ports (K00–K03) selected with the mask option.</li> <li>Since this initial reset signal passes through the noise reject circuit, simultaneous low input of 0.4 msec or less is considered as noise. Maintain the specified input port terminals at a low level of 1.5 msec (when the oscillation frequency fosc1 = 32 kHz) to securely perform the initial reset.</li> <li>Table 2.2.1 shows the combinations of input ports (K00–K03) that</li> </ul>						
Table 2.2.1 Combinations of input ports	A         Not use           B         K00*K01           C         K00*K01*K02           D         K00*K01*K02*K03						
	<ul> <li>When, for instance, mask option D (K00*K01*K02*K03) is selected, initial reset is executed when the signals input to the four ports K00-K03 are all low at the same time. The initial reset is done, even when a key entry including a combination of selected input ports is made.</li> <li>Further, the time authorize circuit can be selected with the mask option. The time authorize circuit performs initial reset, when the input time of the simultaneous low input is authorized and found to be the same or more than the defined time (1 to 2 sec). Since clock timer output is used for time authorization, when the clock timer is reset during time authorization, the authorization time is also reduced. (The shortest is 0.5 msec due to the noise reject circuit.)</li> <li>In the SLEEP status, the noise reject circuit and the time authorize circuit are bypassed since the OSC1 oscillation circuit is off.</li> </ul>						

If you use this function, make sure that the specified ports do not go low at the same time during ordinary operation. Furthermore, do not perform an initial reset when turning the power on by this function.

#### Watchdog timer

Internal register at

If the CPU runs away for some reason, the watchdog timer will detect this situation and output an initial reset signal. See Section 4.2, "Resetting Watchdog Timer" for details. Furthermore, do not perform an initial reset when turning the power on by this function.

Initial reset initializes the CPU as shown in the table below.

**CPU** Core Number of bits Setting value Name Symbol Program counter step PCS 8 00H PCP Program counter page 4 1HNew page pointer NPP 4 1H Stack pointer SP 8 Undefined Undefined Index register IX IX 10 IY 10 Undefined Index register IY Undefined Rejister pointer RP 4 General-purpose register A Undefined Α 4 General-purpose register B В 4 Undefined Interrupt flag I 1 0 D 0 Decimal flag 1 Zero flag Ζ Undefined 1 С Carry flag 1 Undefined

Peripheral circuits						
Name	Number of bits	Setting value				
RAM	4	Undefined				
Display memory	4	Undefined *2				
Other peripheral circuit	_	*1				

\*1 See Section 4.1, "Memory Map".

\*2 Bits corresponding to COM0 is set to 1.

## 2.3 Test Terminals (TEST and CO)

This is the terminal that is used at the time of the factory inspection of the IC. During normal operation, connect the  $\overline{\text{TEST}}$  to VDD and make the CO an N.C. (no connection).

#### initial resetting Table 2.2.2 Initial values

## CHAPTER 3

## CPU, ROM, RAM

## 3.1 CPU

The EOC6274 employs the 4-bit core CPU EOC6200A for the CPU, so that register configuration, instructions and so forth are virtually identical to those in other family processors using the EOC6200A.

Refer to "E0C6200/6200A Core CPU Manual" for details about the E0C6200A.

Note the following points with regard to the E0C6274:

- (1) Because the ROM capacity is 4,096 words, bank bits are unnecessary and PCB and NBP are not used.
- (2) RAM is set up to three pages, so only the two low-order bits are valid for the page portion (XP, YP) of the index register that specifies addresses. (The two high-order bits are ignored.)

#### 3.2 **ROM**

The built-in ROM, a mask ROM for loading the program, has a capacity of 4,096 steps, 12 bits each. The program area is 16 pages (0–15), each of 256 steps (00H–FFH). After initial reset, the program beginning address is page 1, step 00H. The interrupt vector is allocated to page 1, steps 02H–0FH.



Fig. 3.2.1 ROM configuration

### 3.3 RAM

The RAM, a data memory storing a variety of data, has a capacity of 512 words, each of four bits. When programming, keep the following points in mind.

- (1) Part of the data memory can be used as stack area when subroutine calls and saving registers, so be careful not to overlap the data area and stack area.
- (2) Subroutine calls and interrupts take up three words of the stack area.
- (3) The data memory 000H–00FH is for the register pointers (RP), and is the addressable memory register area.

## CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

Peripheral circuits (timer, I/O, and so on) of the EOC6274 are memory mapped, and interfaced with the CPU. Thus, all the peripheral circuits can be controlled by using the memory operation command to access the I/O memory in the memory map. The following sections describe how the peripheral circuits operation.

## 4.1 Memory Map

Data memory of the E0C6274 has an address space of 600 words, of which 32 words are allocated to display memory and 56 words to I/O memory.

Figure 4.1.1 present the overall memory maps of the E0C6274, and Tables 4.1.1(a)–(d) the peripheral circuits' (I/O space) memory maps.

In the E0C6274 the same I/O memory has been laid out for each page C0H-FFH and the same display memory for 80H-9FH. As a result, the I/O memory and display memory can be accessed without changing over the data memory page. The same result is obtained for I/O memory and display memory changes and for readable/writable address references, no matter on what page it is done.

**Note:** Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these area.



Unused area





Unused area

#### Table 4.1.1(a) I/O memory map (C0H–CCH)

Address	Register							Commont	
*7	D3	D2	D1	D0	Name	Init *1	1	0	
	0	0	0	IDT	0 *5	- *2			Unused
COLL	0	0	0	IFI	0 *5	- *2			Unused
COH			D		0 *5	- *2			Unused
			ĸ		IPT *4	0	Yes	No	Interrupt factor flag (programmable timer)
	0	0	0	1510	0 *5	- *2			Unused
C1U	0	0	0	1310	0 *5	- *2			Unused
СП			P		0 *5	- *2			Unused
					ISIO *4	0	Yes	No	Interrupt factor flag (serial interface)
	0	0	0	IK1	0 *5	- *2			Unused
C2H		Ű	Ű		0 *5	- *2			Unused
0211			R		0 *5	- *2			Unused
				1	IK1 *4	0	Yes	No	Interrupt factor flag (K10)
	0	0	0	іко	0 *5	- *2			Unused
C3H	-		_		0 *5	- *2			Unused
00			R		0 *5	- *2			Unused
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
	0	0	0	IAD	0 *5	- *2			Unused
C4H					0 *5	- *2			Unused
-		1	R		0 *5	- *2	. <i>.</i>		Unused
		1		1	IAD *4	0	Yes	No	Interrupt factor flag (A/D converter)
	0	0	ISW1	ISW0	0 *5	- *2			Unused
C5H					0 *5	- *2	. <i>.</i>		Unused
		1	R		ISW1*4	0	Yes	NO	Interrupt factor flag (stopwatch 1 Hz)
					ISW0*4	0	Yes	NO	Interrupt factor flag (stopwatch 10 Hz)
	IT1	IT2	IT8	IT32	111 *4	0	Yes	NO	Interrupt factor flag (clock timer 1 HZ)
C6H	С6Н				112 *4	0	Yes	NO	Interrupt factor flag (clock timer 2 HZ)
		I	R		118 *4	0	Yes		Interrupt factor flag (clock timer 8 HZ)
		1	1	1	1132*4	0	res	NO	Interrupt factor flag (clock timer 32 HZ)
	0	EIAD	EISIO	EIPT	U *5	- '2	Fnabla	Maak	Interrupt mode register (A/D converter)
C8H					EIAD	0	Enable	IVIdSK Mook	Interrupt mask register (A/D converter)
	R		R/W		EISIU	0	Enable	IVIdSK Mook	Interrupt mask register (serial interrace)
						*2	Elianie	IVIDSK	Interrupt mask register (programmable timer)
	0	0	EIK1	EIK0	0 *5	*2			Unused
C9H						0	Enablo	Mask	Interrupt mask register (K10)
	1	R	R	/W		0	Enable	Mask	Interrupt mask register (K00–K03)
						0	Enable	Disablo	Interrupt selection register (K03)
	SIK03	SIK02	SIK01	SIK00		0	Enable	Disable	Interrupt selection register (K02)
CAH					SIK01	0	Enable	Disable	Interrupt selection register (K01)
		R	/W		SIKOO	0	Enable	Disable	Interrupt selection register (K00)
					0 *5	- *2	Enable	Diodolo	Unused
	0	0	EISW1	EISW0	0 *5	- *2			Unused
CBH					FISW1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
		R	R	/W	FISW0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
		5170		FITAC	EIT1	0	Enable	Mask	Interrupt mask register (clock timer 1 Hz)
	EIT1	EIT2	EIT8	EIT32	EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
CCH					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
			/\\		EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)

#### Remarks

- \*1 Initial value at the time of initial reset
- \*2 Not set in the circuit
- \*3 Undefined
- \*4 Reset (0) immediately after being read
- \*5 Constantly "0" when being read
- \*6 Refer to main manual
- \*7 Page switching in I/O memory is not necessary

Address		Reg	ister						Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0		
рон	К03	К02	К01	коо	K03	- *2	High	Low		
	I				K02	- *2	High	Low	Input port (K00–K03)	
Don			R		K01	- *2	High	Low		
					K00	- *2	High	Low		
	0	0	0	К10	0 *5	- *2			Unused	
D1H		-	_		0 *5	- *2			Unused	
0			R		0 *5	- *2			Unused	
		1			K10	- *2	High	Low	Input port (K10)	
	DFK03	DFK02	DFK01	DFK00	DFK03	1	<u>+</u>			
D2H					DFK02	1	<u>+</u>		Input comparison register (K00–K03)	
		R	/W		DFK01	1				
		r		1	DFK00	1				
	0	0	0	DFK10	0 *5	- *2			Unused	
D3H					0 *5	- *2			Unused	
		R		R/W	0 *5	- *2			Unused	
		1			DEKIU	1	<u>t</u>		Output comparison register (K10)	
	R03	R02	R01	R00	RU3	0		Off	Buzzer inverted output	
					D02	0	High	Low	Output port (B02)	
	BZ	BZ	PTOVF	FOUT	R02 87	0	On	Off	Buzzer output	
D4H					R01	1	High	Low	Output port (R01)	
					PTOVE	1	Off	On	PTOVE output	
		R	/W		R00	1	High	Low	Output port (R00)	
					FOUT		Off	On	FOUT output	
					0 *5	- *2	0	0.1	Unused	
	0	IOC2	IOC1	IOC0	1002	0	Output	Input	I/O control register 2 (P20–P23) *6	
D6H	_			·	10C1	0	Output	Input	I/O control register 1 (P10–P13)	
	R	R/W			IOC0	0	Output	Input	I/O control register 0 (P00–P03)	
		DUDA	DUDA	DUDO	0 *5	- *2			Unused	
DZU	0	PUPZ	PUPT	PUPU	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6	
D/H	D		DAV		PUP1	0	On	Off	Pull up control register 1 (P10-P13)	
	ĸ		R/W		PUP0	0	On	Off	Pull up control register 0 (P00-P03)	
	D03	D02	D01	D00	P03	_ *2	High	Low		
рен	105	1.02	101	100	P02	- *2	High	Low	I/O port (P00–P03)	
Don		R	ΛM		P01	- *2	High	Low		
					P00	- *2	High	Low		
	P13	P12	P11	P10	P13	- *2	High	Low		
D9H					P12	- *2	High	Low	I/O port (P10–P13)	
Don		R	/W		P11	- *2	High	Low	F (	
		1	1	1	P10	_ *2	High	Low		
	P23	P22	P21	P20	P23	- *2	High	Low	I/O port (P20–P23)	
DAH					P22	- *2	High	Low	When P20–P23 is selected as SIO port, P20–	
		R	/W		P21	- *2	High	Low	P23 registers will function as register only.	
				1	P20	- *2	High	LOW		
	PFS	SDP	SCS1	SCS0	PFS CDD	0	Serial I/F	I/O port	P2 port function selection	
DBH					SUP SCS1	0	LSDIIISI	IVISD IIISI	Serial interface clock mode selection	
	R/W				5051	0			0. slave 1. PTOVE 2. CLK/2 3. CLK	
					0 *5	*2			Unused	
	0	0	SCRUN	SCTRG	0 *5	- *2			Unused	
DCH					SCRUN	0	Run	Stop	Serial interface status	
	R			W	SCTRG*5	- *2	Trigger	-	Serial interface clock trigger	
DDH					SD3	- *2			7	
	SD3	SD2	SD1	SD0	SD2	- *2				
					SD1	- *2			Serial interface data (low-order 4 bits)	
		R	/W		SD0	- *2				
	507	0.0.7		504	SD7	- *2			→ MSB	
	507	500	505	504	SD6	- *2			Sorial interface data (high order 4 hits)	
DEH		-	AN/		SD5	- *2			Serial interface data (ingli-order 4 bits)	
		R	/ • •		SD4	- *2				
	0	0	сткене	OSCC	0 *5	- *2			Unused	
DFH			52		0 *5	- *2			Unused	
	1	R	R	/W	CLKCHG	0	OSC3	OSC1	CPU system clock switch	
	K K/W				OSCC	0	On	Off	OSC3 oscillation On/Off	

#### Table 4.1.1(b) I/O memory map (D0H–DFH)

#### Table 4.1.1(c) I/O memory map (E0H–EFH)

Address	Register								Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	BZR03	BZR02	0	BZEO	BZR03	0	Buzzer	DC	R03 port output selection	
FOH	52.100	BEIRGE		- DE. G	BZR02	0	Buzzer	DC	R02 port output selection	
Lon	R	Ŵ	R	R/W	0 *5	- *2			Unused	
					BZFQ	0	2kHz	4kHz	Buzzer frequency selection	
	FOR00	0	FOF01	FOFO0	FOR00	0	FOUT	DC	R00 port output selection	
F1H		-		10120	0 *5	- *2			Unused	
	R/W	R	R	/W	FOFQ1	0			FOUT frequency selection	
					FOFQ0	0			□ 0: 512 Hz, 1: 4096 Hz, 2: fosc1, 3: fosc3	
	0	0	0	TMRST	0 *5	- *2			Unused	
E2H					0 *5	- *2			Unused	
		R		w	0 *5	- *2			Unused	
					IMRS1*5	- *2	Reset	-	Clock timer and watchdog timer reset	
	TM3	TM2	TM1	TM0	1 M3	- *3 *2			Clock timer data (16 HZ)	
E3H						- *3 *2			Clock timer data (32 HZ)	
		F	२			- *-3 *2			Clock timer data (128 Hz)	
					TIVIO	= '3			Clock timer data (128 Hz)	
	TM7	TM6	TM5	TM4		= .2			Clock timer data (2 Hz)	
E4H					TM5	- 3			Clock timer data (4 Hz)	
		F	२		TM	*3			Clock timer data (8 Hz)	
					WDRST*5	Posot	Posot	_	Watchdog timer reset	
	WDRST	0	WD1	WD0	0 *5	- *2	Reset		Unused	
E5H					WD1	0			Watchdog timer data (1/4 Hz)	
	W		R		WD0	0			Watchdog timer data (1/2 Hz)	
		-			0 *5	- *2			Unused	
	0	0	SWRUN	SWRST	0 *5	- *2			Unused	
E6H			DAM		SWRUN	0	Run	Stop	Stopwatch timer Run/Stop	
	R		R/W	vv	SWRST*5	Reset	Reset	-	Stopwatch timer reset	
	CM/1-2	CM/I 2	CW/I 1	CM/LO	SWL3	0			¬ MSB	
<b>E7</b> U	SWES SWEE SWEE			SWLU	SWL2	0			Stopwatch timer data 1/100 sec (BCD)	
L/11		ſ	<b>,</b>		SWL1	0			Stopwatch tiner data 1/100 see (DCD)	
					SWL0	0			└ LSB	
	SWH3	SWH2	SWH1	SWH0	SWH3	0			→ <sup>MSB</sup>	
E8H			-		SWH2	0			Stopwatch timer data 1/10 sec (BCD)	
			R		SWH1	0				
				SWH0	0	DTOUE	<b>D</b> 0			
	PTR01	0	PTRUN	PTRST	PIR01	0	PIOVE	DC	R01 port output selection	
E9H					C* U *3	- '2	Dun	Stop	Brogrammable timer Pun/Sten	
	R/W	R	R/W	W		0 *2	Run	Stop	Programmable timer reset (relead)	
					DTD1		Reset	-	$\neg$ Programmable timer pre-divider selection	
	PTD1	PTD0	PTC1	PTC0		0			0: 1/256 1: 1/32 2: 1/4 3: 1/1	
EAH					PTC1	0			$\Box$ Programmable timer clock source selection	
		R/W			PTC0	0			0: K10 (NR), 1: K10, 2: fosc1, 3: fosc3	
					PT3	_ *3			7	
	PT3	РГ2	PT1	PT0	PT2	_ *3				
EBH					PT1	- *3			Programmable timer data (low-order 4 bits)	
		ł	2		PT0	- *3				
	דדם	DT4	DTE		PT7	_ *3			☐ MSB	
гоц		PIO	PID	P14	PT6	- *3			Programmable timer data (high order 4 bits)	
ECH					PT5	- *3			riogrammable timer data (ingn-order 4 bits)	
	К			PT4	- *3					
EDH	RD3	RD2	RD1	RD0	RD3	- *3			l	
	1105	RDZ	ND1	RDU	RD2	- *3			Programmable timer reload data	
	R/W				RD1	- *3			(low-order 4 bits)	
L					RD0	- *3			└─ LSB	
	RD7	RD6	RD5	RD4	RD7	- *3				
EEH					RD6	- *3			Programmable timer reload data	
	R/W				RD5	- *3			(high-order 4 bits)	
				RD4	- *3			- ICD drive duty selection		
	LDTY1	LDTY0	0	LCDON		U			$\begin{bmatrix} 1 & \text{CD} \text{ arrive duty selection} \\ 0 & 1/4 & 1 & 1/3 & 2 & 1/2 & 2 & 1/1 \end{bmatrix}$	
EFH						U *2			Unused	
	R/	W	R	R/W		2	On	Off	I CD display control (I CD display all off)	
L	L				LCDON	U			Leb aspiay control (Leb uspiay an OII)	

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Address	Register				Commont					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
FOH         Jobbeni [subble]         Found         Found         CANDEND         CANDEND         CONDEND         <			CNDONO	VDAON	VDON	GNDON1	0			☐ GND circuit On/Off and mode selection	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		GNDONT	GNDONU	VRAUN	VRON	GNDON0	0			0: Off, 1: On1, 2: On2, 3: On3 *6	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	FOH					VRAON	0	On	Off	VR output voltage adjustment On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			R	/\\		VRON	0	On Off		VR circuit On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						0 *5	_ *2			Unused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	0	AMPON1	AMPONO	0 *5	- *2			Unused	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	F1H					AMPON1	0	On	On	AMP1 On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			R	R/W			0	On	On	AMP0 On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						0 *5	*2		0	Unused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	0	AMPDT1	AMPDT0	0 *5	*2			Unused	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	F2H			<u> </u>				High	Low	AMP1 output data	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			I	2			0	High	Low	AMPO output data	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						AIVIPDIU	0 *2	riigii	LOW	Lipused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	0	ADRS1	ADRS0	0 *5	- '2			Unused	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	F3H					0 *3	- *2				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		F	2	R	/W	ADRST	0			A/D converter resolution selection	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			1		1	ADRS0	0			0:6400, 1:3200, 2:1600, 3:800	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AIS3	AIS2	AIS1	AIS0	AIS3	0	Resistor	V(to GND)	Al4/Al3 mode selection	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F4H					AIS2	0	Resistor	V(to GND)	AI4/AI2 mode selection	
AI3         AI2         AI         AI0         AI3         0         Differ         V (v0 GND)         AII (1 Alo mode selection           F5H         AI3         AI2         AI         AI0         AI3         0         On         Off         Analog input terminal AI3 On/Off           F6H         RW         RW         AI         0         On         Off         Analog input terminal AI1 On/Off           ADON         0         0         AI4         ADON         0         On         Off         Analog input terminal AI1 On/Off           RW         ADON         0         0         AI4         O         On         Off         Analog input terminal AI1 On/Off           RW         R         RW         AI4         O         On         Off         Analog input terminal AI4 On/Off           MD0         AD2         AD1         AD0         AD3         O         O         O         O         O           F8H         AD7         AD6         AD5         AD4         AD5         O         AD         AD5         AD5         AD5         AD5         AD5         AD6         AD5         AD6         AD5         AD6         AD5         AD6         AD7			R	Ŵ		AIS1	0	Differ. V	V(to GND)	AI3/AI2 mode selection	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				**		AIS0	0	Differ. V	V(to GND)	AI1/AI0 mode selection	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		ΔI3	ΔI2	Δ11	ΔI0	AI3	0	On	Off	Analog input terminal AI3 On/Off	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	F5H					Al2	0	On	Off	Analog input terminal AI2 On/Off	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			р	Λ <i>Λ</i> /		Al1	0	On	Off	Analog input terminal AI1 On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		K/W				AI0	0	On	Off	Analog input terminal AI0 On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F6H		0	0	A14	ADON	0	On	Off	A/D converter clear and On/Off	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		ADON	0		AI4	0 *5	- *2			Unused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		DAM			DAV	0 *5	- *2			Unused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		R/W		К	R/W	Al4	0	On	Off	Analog input terminal AI4 On/Off	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		4.50	4.50	4.04	100	AD3	0			7	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AD3	AD2	ADT	ADU	AD2	0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F2H		1	1	1	AD1	0			A/D converter count data	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				2			0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						AD7	0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AD7	AD6	AD5	AD4	AD6	0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F8H	I				AD5	0			A/D converter count data	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			R				0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						AD11	0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		AD11	AD10	AD9	AD8		0				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	F9H						0			A/D converter count data	
ADB         O         O         D			I	R		AD9	0				
AH         0         0         ADP         AD12         0         ***         O         O         Straight of the state of				1 1		AD6	0 *2			Linusod	
FAH         Image: Constraint of the second sec	FAH	0	0	ADP	AD12	0*5	- '2			Unused	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						0 *5	- *2				
FBH         0         0         0         1DR         0 *5         - *2         Unused           R         0 *5         - *2         Unused         Unused           FFH         SVDS1         SVDDT         SVDN         SVDS1         0 <th0< td=""><td></td><td></td><td>R</td><td></td><td>ADP</td><td>0</td><td>(+)</td><td>(-)</td><td>Input voltage polarity</td></th0<>				R		ADP	0	(+)	(-)	Input voltage polarity	
BH         0         0         0         1DR         0 *5         - *2         Unused           FBH				1			0			A/D converter count data (MSB)	
FBH         Image: Constraint of the state of the s	FBH	0	0	0	IDR	0 *5	- *2			Unused	
FFH         SVDS1         SVDS0         SVDDT         SVDON         SVDS1         0         Invalid         Valid         Reading data status           R/W         R         R/W         SCDDT         0         Invalid         Valid         Reading data status           SVDS1         SVDS0         SVDDT         SVDON         SVDS0         0         Imvalid         Valid         Reading data status           SVDS1         SVDS0         0         Imvalid         Valid         Imvalid         Valid         SVD criteria voltage setting           Imvalid         SVDS1         0         Imvalid         Valid         Imvalid         Imvalid         Valid         Imvalid         SVD criteria voltage setting           Imvalid         SVDS1         0         Imvalid         Imvalid <t< td=""><td colspan="4"></td><td>0 *5</td><td>- *2</td><td></td><td></td><td>Unused</td></t<>						0 *5	- *2			Unused	
FFH     SVDS1     SVDS0     SVDDT     SVDON     SVDS1     0     Invalid     Valid     Reading data status       R/W     R     R/W     SCDDT     0     Invalid     Valid     Reading data status       SVDS1     SVDS0     SVDS1     0     0     Invalid     Valid     Reading data status       FFH     SVDS1     SVDS0     0     0     0     Invalid     Valid     Reading data status       R/W     R     SVDS1     0     0     0     Invalid     Valid     Reading data status       SVDS1     SVDS0     0     0     0     Invalid     SVD criteria voltage setting       Image: SVDS1     SVDS0     0     0     Image: SVDS1     0     Image: SVDS1     0       R/W     R     R/W     SCDDT     0     Low     Normal     Supply voltage evaluation data       SVD     SCD0N     0     0     0     Off     SVD circuit On/Off				2		0 *5	- *2			Unused	
FFH         SVDS1         SVDS0         SVDDT         SVDON         SVDS1         0         SVD criteria voltage setting           R/W         R         R/W         SCDDT         0         Low         Normal         Supply voltage evaluation data           SVDS1         SCDON         0         On         Off         SVD criteria voltage setting						IDR	0	Invalid	Valid	Reading data status	
FFH         R/W         R         R/W         SVDS0         0         Low         Normal         Supply voltage evaluation data           SCDDT         0         Low         On         Off         SVD circuit On/Off         SVD circuit On/Off		SVDS1	SVDS0	SVDDT	SVDON	SVDS1	0			SVD criteria voltage setting	
R/W         R         R/W         SCDDT SCDON         0         Low On         Normal Off         Supply voltage evaluation data           R/W         R/W         SCDON         0         On         Off         SVD circuit On/Off	FEH					SVDS0	0			□ 0: 2.6 V, 1: 2.5 V, 2: 2.4 V, 3: 2.3 V	
SCDON 0 On Off SVD circuit On/Off		ים ו	\M/	п	P///	SCDDT	0	Low	Normal	Supply voltage evaluation data	
		R/	**	, r	15/10	SCDON	0	On	Off	SVD circuit On/Off	

#### Table 4.1.1(d) I/O memory map (F0H–FFH)

## 4.2 Resetting Watchdog Timer

# Configuration of watchdog timer

The E0C6274 incorporates a watchdog timer as the source oscillator for OSC1 (clock timer 1 Hz signal). The watchdog timer must be reset cyclically by the software. If reset is not executed in at least 3–4 seconds, the initial reset signal is output automatically for the CPU.

Figure 4.2.1 is the block diagram of the watchdog timer.



The watchdog timer, configured of a two-bit binary counter (WD0, WD1), generates the initial reset signal internally by overflow of the WD1 (1/4 Hz).

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine.

The watchdog timer can also be reset by the resetting of the clock timer.

The watchdog timer operates in the HALT mode. If the watchdog timer is not reset within 3 or 4 seconds including the HALT status, the IC reactivates from initial reset status.

The time during which oscillation is stopped due to the SLEEP function is not included in the watchdog timer reset cycle. When the SLEEP status has been cancelled and it has begun oscillation, it successively restarts the count from the status at the time oscillation stopped.

#### Table 4.2.1 lists the watchdog timer's control bits and their ad-Control of watchdog dresses. timer

Address		Req	ster			-						
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
E2H	0	0	0	TMRST	0 *5 0 *5	- *2 - *2			Unused Unused			
		R		W	0 *5 TMRST *5	- *2 - *2	Reset	-	Unused Clock timer and watchdog timer reset			
	WDRST	0	WD1	WD0	WDRST*5 0 *5	Reset - *2	Reset	-	Watchdog timer reset Unused			
E5H	w		R		WD1 WD0	0 0			Watchdog timer data (1/4 Hz) Watchdog timer data (1/2 Hz)			
*1 Initia *2 Not s *3 Unde *4 Rese	<ul> <li>*1 Initial value at the time of initial res</li> <li>*2 Not set in the circuit</li> <li>*3 Undefined</li> <li>*4 Reset (0) immediately after being res</li> </ul>					<ul> <li>*5 Constantly "0" when being read</li> <li>*6 Refer to main manual</li> <li>*7 Page switching in I/O memory is not necessary</li> </ul>						
Wate	WI chdog ti (E5H	00, WD mer da I∙D0, D	1: Th ta ou 1) At	The $1/2$ Hz and $1/4$ Hz data of the watchdog timer can be read out. These bits are read only, and writing operations are invalid. At initial reset, the watchdog timer data is initialized to "00B".								
Watc	WDRST: Watchdog timer reset (E5H•D3)				This is the bit for resetting the watchdog timer. When "1" is written: Watchdog timer is reset When "0" is written: No operation Reading: Always "0"							
					When "1" is written to WDRST, the watchdog timer is reset, and the operation restarts immediately after this. When "0" is written to WDRST, no operation results. This bit is dedicated for writing, and is always "0" for reading.							
		TMRS	T: Th	This is the bit for resetting the clock timer and the watchdog timer.								
C	Clock timer reset (E2H•D0)				When "1" is written: Clock timer and watchdog timer are reset When "0" is written: No operation Reading: Always "0"							
			Wł tin Wł Th	When "1" is written to TMRST, the clock timer and the watchdog timer are reset, and the operation restarts immediately after this. When "0" is written to TMRST, no operation results. This bit is dedicated for writing, and is always "0" for reading.								
Programm	ogramming note The of the clock					chdog timer must be reset within 3-second cycles. Because the watchdog timer data (WD0, WD1) cannot be used for g of 3 seconds or more.						

#### Table 4.2.1 Control bits of watchdog timer

## 4.3 Oscillation Circuit

## Configuration of oscillation circuit

The E0C6274 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock the CPU and peripheral circuits. OSC3 is either a CR or ceramic oscillation circuit. When processing with the E0C6274 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3.

Figure 4.3.1 is the block diagram of this oscillation system.



Fig. 4.3.1 Oscillation system

OSC1 oscillation

circuit

Selection of either OSC1 or OSC3 for the CPU's operating clock can be made through the software.

The E0C6274 has a built-in crystal oscillation circuit (OSC1 oscillation circuit). As an external element, the OSC1 oscillation circuit generates the operating clock for the CPU and peripheral circuitry by connecting the crystal oscillator (Typ. 32.768 kHz) and trimmer capacitor (5–25 pF).

Figure 4.3.2 is the block diagram of the OSC1 oscillation circuit.



Fig. 4.3.2 OSC1 oscillation circuit

> As Figure 4.3.2 indicates, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) between terminals OSC1 and OSC2 to the trimmer capacitor (CGX) between terminals OSC1 and Vss.

The OSC1 oscillation circuit is off in the SLEEP status.

# OSC3 oscillation circuit

The E0C6274 has twin clock specification. The mask option enables selection of either the CR or ceramic oscillation circuit (OSC3 oscillation circuit) as the CPU's sub-clock. Because the oscillation circuit itself is built-in, it provides the resistance as an external element when CR oscillation is selected, but when ceramic oscillation is selected both the ceramic oscillator and two capacitors (gate and drain capacitance) are required.

Figure 4.3.3 is the block diagram of the OSC3 oscillation circuit.



Fig. 4.3.3 OSC3 oscillation circuit

As indicated in Figure 4.3.3, the CR oscillation circuit can be configured simply by connecting the resistor (RCR) between terminals OSC3 and OSC4 when CR oscillation is selected. When 39 k $\Omega$  is used for RCR, the oscillation frequency is about 900 kHz. When ceramic oscillation is selected, the ceramic oscillation circuit can be configured by connecting the ceramic oscillator (Typ. 1 MHz) between terminals OSC3 and OSC4 to the two capacitors (CGC and CDC) located between terminals OSC3 and OSC4 and VSS. For both CGC and CDC, connect capacitors that are about 100 pF. To lower current consumption of the OSC3 oscillation circuit, oscillation can be stopped through the software.

#### Control of oscillation Table 4.3.1 lists the control bits and their addresses for the oscillation circuit

Reaister Address Comment Init \*1 D2 \*7 D3 D1 D0 Name 1 0 - \*2 \*5 Unused 0 0 0 CLKCHG OSCC 0 \*5 - \*2 Unused DFH CLKCHG OSC3 OSC1 CPU system clock switch 0 R R/W OSCC On Off OSC3 oscillation On/Off 0 \*1 Initial value at the time of initial reset \*5 Constantly "0" when being read \*2 Not set in the circuit \*6 Refer to main manual \*3 Undefined \*7 Page switching in I/O memory is not necessary \*4 Reset (0) immediately after being read OSCC: Controls oscillation ON/OFF for the OSC3 oscillation circuit. OSC3 oscillation control When "1" is written: The OSC3 oscillation ON (DFH•D0) When "0" is written: The OSC3 oscillation OFF Reading: Valid When it is necessary to operate the CPU at high speed, set OSCC to "1". At other times, set it to "0" to lessen the current consumption. When "Not Use" is selected for the mask option of the OSC3 oscillation circuit, keep OSCC set to "0". At initial reset. OSCC is set to "0". CLKCHG: The CPU's operation clock is selected with this register. The CPU's clock switch When "1" is written: OSC3 clock is selected (DFH•D1) When "0" is written: OSC1 clock is selected Reading: Valid When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0". When "Not Use" is selected for the mask option of the OSC3 oscillation circuit, keep CLKCHG set to "0". At initial reset, CLKCHG is set to "0".

Table 4.3.1 Control bits of oscillation circuit

#### Clock frequency and instruction execution time

Table 4.3.2 Clock frequency and instruction execution time

#### Programming notes

Table 4.3.2 shows the instruction execution time according to each frequency of the system clock.

Clock frequency	Instruction execution time (µsec)								
Clock frequency	5-clock instruction	7-clock instruction	12-clock instruction						
OSC1: 32.768 kHz	152.6	213.6	366.2						
OSC3: 1 MHz	5.0	7.0	12.0						

 It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.

- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be OFF.

## 4.4 Input Ports (K00–K03, K10)

# Configuration of input ports

The E0C6274 has five bits general-purpose input ports. Each of the input port terminals (K00–K03, K10) provides internal pull up resistor. Pull up resistor can be selected for each bit with the mask option.

Figure 4.4.1 shows the configuration of input port.



Fig. 4.4.1 Configuration of input port

Selection of "With pull up resistor" with the mask option suits input from the push switch, key matrix, and so forth. When "Gate direct" is selected, the port can be used for slide switch input and interfacing with other LSIs.

Further, the input port terminal K10 is used as the input terminal for the programmable timer/event counter and the interrupt port for the SLEEP mode cancellation. (See Section 4.10, "Programmable Timer", and Section 4.15, "Interrupt and HALT/SLEEP" for details.)

Interrupt function

All five bits of the input ports (K00–K03, K10) provide the interrupt function. The conditions for issuing an interrupt can be set by the software. Further, whether to mask the interrupt function can be selected individually for all five bits by the software.

#### (1) K00-K03 interrupt

Figure 4.4.2 shows the configuration of K00-K03 interrupt circuit.





The interrupt selection register (SIK) and input comparison register (DFK) are individually set for the input ports K00–K03 and can specify the terminal for generating interrupt and interrupt timing. The interrupt selection register (SIK00–SIK03) select what input of K00–K03 to use for the interrupt. Writing "1" into an interrupt selection register incorporates that input port into the interrupt generation conditions. The changing the input port where the interrupt selection register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can select that the interrupt be generated at the rising edge of the input or that it be generated at the falling edge according to the set value of the input comparison register (DFK00-DFK03).

By setting these two conditions, the interrupt for K00–K03 is generated when an input port in which an interrupt has been enabled by the input selection register and the content of the input comparison register have been changed from matching to no matching.

When the interrupt is generated, the interrupt factor flag (IK0) is set to "1".

The interrupt mask register (EIK0) enables the interrupt mask to be selected for K00-K03. However, the interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting.

Figure 4.4.3 shows an example of an interrupt for K00-K03.





K00 interrupt is disabled by the interrupt selection register (SIK00), so that an interrupt does not occur at (2). At (3), K03 changes to "0"; the data of the terminal that is interrupt enabled no longer matches the data of the input comparison register, so that interrupt occurs. As already explained, the condition for the interrupt to occur is the change in the port data and contents of the input comparison register from matching to no matching. Hence, in (4), when the no matching status changes to another no matching status, an interrupt does not occur. Further, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.
### (2) K10 interrupt

Figure 4.4.4 shows the configuration of K10 interrupt circuit.



The input port K10 can generate interrupts for systems other then K00–K03. The input comparison register (DFK10) is also set to the K10 port and can specify the timing for generating an interrupt. The interrupt generated timing is also the same as for K00–K03 and when the content of the K10 input and the input comparison register changes from matching to no matching an interrupt is generated.

When the interrupt is generated, the interrupt factor flag (IK1) is set to "1".

The interrupt mask register (EIK1) enables the interrupt mask to be selected for K10. However, the interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting.

The K10 input interrupt is also used for cancellation of the SLEEP mode.

Mask optionInternal pull up resistor can be selected for each of the five bits of<br/>the input ports (K00-K03, K10) with the input port mask option.<br/>When you have selected "Gate direct", take care that the floating<br/>status does not occur for the input. Select "With pull up resistor"<br/>for input ports that are not being used.

### **Control of input ports** Table 4.4.1 lists the input ports control bits and their addresses.

Table 4.4.1	Input port control bits
10010 11111	input port control bito

Address	ss Register								Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	IK1	0 *5	- *2			Unused
C2H	0	0	Ů		0 *5	- *2			Unused
0211			P		0 *5	- *2			Unused
					IK1 *4	0	Yes	No	Interrupt factor flag (K10)
	0	0	0	IKO	0 *5	- *2			Unused
СЗН		Ů	Ů		0 *5	- *2			Unused
			R		0 *5	- *2			Unused
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
	0	0	EIK1	EIK0	0 *5	- *2			Unused
С9Н		-			0 *5	- *2			Unused
		R	R	Ŵ	EIK1	0	Enable	Mask	Interrupt mask register (K10)
		-			EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)
	SIK03	SIK02	SIK01	SIK00	SIK03	0	Enable	Disable	Interrupt selection register (K03)
САН					SIK02	0	Enable	Disable	Interrupt selection register (K02)
0,		R/W			SIK01	0	Enable	Disable	Interrupt selection register (K01)
					SIK00	0	Enable	Disable	Interrupt selection register (K00)
	К03	К02	K01	К00	K03	- *2	High	Low	
DOH					K02	- *2	High	Low	Input port (K00–K03)
	R			K01	- *2	High	Low		
					K00	- *2	High	Low	
	0	0 0	0	K10	0 *5	- *2			Unused
D1H					0 *5	- *2			Unused
	R			0 *5	- *2			Unused	
					K10	- *2	High	Low	Input port (K10)
	DFK03	DFK02	DFK01	DFK00	DFK03	1	<u>+</u>	1	
D2H					DFK02	1	<u>+</u>		Input comparison register (K00–K03)
	R/W			DFK01	1		1		
					DFK00	1	Ł		
	0	0	0	DFK10	0 *5	- *2			Unused
D3H					0 *5	- *2			Unused
	R R/W			0 *5	- *2	_		Unused	
					DFK10	1	Ł	L l	Input comparison register (K10)

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*2 Not set in the circuit

\*6 Refer to main manual \*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*4 Reset (0) immediately after being read

K00–K03, K10: Input data of the input port terminals can be read with these Input port data registers. (D0H, D1H•D0)

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The reading is "1" when the terminal voltage of the five bits of the input ports (K00–K03, K10) goes high (VDD), and "0" when the voltage goes low (Vss).

These bits are dedicated for reading, so writing cannot be done.

DFK00–DFK03, DFK10: Input comparison registers	Interrupt conditions for terminals K00–K03 and K10 can be set with these registers.				
(D2H, D3H•D0)	When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid				
	The interrupt conditions can be set for the rising or falling edge of input for each of the five bits (K00–K03 and K10), through the input comparison registers (DFK00–DFK03 and DFK10). For DFK00–DFK03, a comparison is done only with the ports that are enabled by the interrupt among K00–K03 by means of the SIK register. At initial reset, these registers are set to "0".				
SIK00–SIK03:	Selects the port to be used for the K00-K03 input interrupt.				
Interrupt selection register (CAH)	When "1" is written: Enable When "0" is written: Disable Reading: Valid				
	Enables the interrupt for the input ports (K00–K03) for which "1" has been written into the interrupt selection register (SIK00– SIK03). The input port set for "0" does not affect the interrupt generation condition. At initial reset, these registers are set to "0".				
EIK0, EIK1: Interrupt mask registers	Masking the interrupt of the input port can be selected with these registers.				
(C9H•D0, D1)	When "1" is written: Enable When "0" is written: Mask Reading: Valid				
	With these registers, masking of the input port can be selected for each of the two systems (K00–K03, K10). Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0"). At initial reset, these registers are all set to "0".				
IK0, IK1:	These flags indicate the occurrence of input interrupt.				
Interrupt factor flags (C3H•D0, C2H•D0)	When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred Writing: Invalid				
	The interrupt factor flags IK0 and IK1 are associated with K00-K03 and K10, respectively. From the status of these flags, the software can decide whether an input interrupt has occurred. However, these flags are set to "1" when the interrupt conditions are established even if the interrupts have been masked.				

	These flags are reset when the software reads them. Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. At initial reset, these flags are set to "0".
Programming notes	(1) When input ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$ C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up resistance 300 k $\Omega$
	(2) Write the interrupt mask register (EIK) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.
	<ul><li>(3) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.</li></ul>

### 4.5 Output Ports (R00–R03)

## Configuration of output ports

The E0C6274 has four bits general output ports. Output specifications of the output ports can be selected individually with the mask option. Two kinds of output specifications are available: complementary output and Nch open drain output. Further, each of the output port to be used as special output ports by the software setting.

Figure 4.5.1 shows the configuration of the output port.



Special output

Terminal	Special output	Output selection register		
R00	FOUT	FOR00		
R01	PTOVF	PTR01		
R02	BZ	BZR02		
R03	BZ	BZR03		





### • BZ and BZ (R02 and R03)

**BZ** and  $\overline{BZ}$  are the buzzer signal output for driving the piezoelectric buzzer.

By setting the register BZR02 to "1", R02 is set to BZ (buzzer signal) output port and by setting the register BZR03 to "1", R03 is set to  $\overline{\text{BZ}}$  (buzzer inverted signal) output port. When BZR02 and BZR03 are set to "0", R02 and R03 become the regular DC output ports.

When the buzzer output and the buzzer inverted output are selected, ON/OFF of the buzzer outputs can be controlled by the R02 and R03 registers, respectively.

The buzzer frequency may be selected as 2 kHz or 4 kHz by setting of the BZFQ register.

**Note:** The BZ and  $\overline{BZ}$  output signals could generate hazards during ON/OFF switching.

Figure 4.5.3 shows the output waveform of BZ and  $\overline{\text{BZ}}$ .



I-34

- **FOUT** By setting the register FOR00 to "1", R00 is set to FOUT (clock) (R00) output port. When FOR00 is set to "0", R00 become the regular DC
  - output port. When FOROO IS Set to 0, KOO become the regular DC output port.

When the  $\overline{\text{FOUT}}$  output is selected, ON/OFF of the signal output can be controlled by the R00 register.

The frequency of clock output signal may be selected from among 4 types as Table 4.5.2 by setting of the FOFQ0 and FOFQ1 registers.

	Table 4.5.2	
FOUT	clock frequency	

FOFQ1	FOFQ0	Clock frequency (Hz)
1	1	fOSC3
1	0	fosc1
0	1	4,096
0	0	512

**Note:** A hazard may occur when the FOUT signal is turned ON or OFF.

Figure 4.5.4 shows the output waveform of FOUT.

	R00 register	1	0	1
Fig. <u>4.5.4</u> Output waveform of FOUT	FOUT output			

• **PTOVF** By setting the register PTR01 to "1", R01 is set to **PTOVF** (output (R01) pulse of the programmable timer) output port. When PTR01 is set

to "0", R01 become the regular DC output port. When the  $\overline{\text{PTOVF}}$  output is selected, ON/OFF of the signal output can be controlled by the R01 register. However, control of the programmable timer is necessary.

Refer to Section 4.10, "Programmable Timer" for details of the programmable timer.

**Note:** A hazard may occur when the PTOVF signal is turned ON or OFF.

Figure 4.5.5 shows the output waveform of PTOVF.



### Control of output Table 4.5.3 lists the output ports' control bits and their addresses.

#### Register Address Comment \*7 D3 D2 D1 D0 Name Init \*1 1 0 High Output port (R03) R03 0 Low R03 R02 R01 R00 BZ On Off Buzzer inverted output R02 0 Hiah Low Output port (R02) ΒZ ΒZ PTOVF FOUT Off R7 On Buzzer output D4H High Output port (R01) R01 I ow 1 PTOVF Off On PTOVF output R/W R00 1 High Low Output port (R00) FOUT Off On FOUT output BZR03 0 Buzzer DC R03 port output selection BZR03 BZR02 0 BZFQ BZR02 0 Buzzer DC R02 port output selection E0H 0 \*5 - \*2 Unused R/W R R/W BZFQ 2kHz 4kHz Buzzer frequency selection 0 FOUT DC FOR00 ٥ R00 port output selection FOR00 0 FOFQ1 FOFQ0 - \*2 Unused 0 \*5 E1H FOUT frequency selection FOFQ1 0 R/W R R/W FOFQ0 0 0: 512 Hz, 1: 4096 Hz, 2: fosc1, 3: fosc3 PTOVF PTR01 0 DC R01 port output selection PTRUN PTR01 0 PTRST 0 \*5 - \*2 Unused E9H PTRUN 0 Run Stop Programmable timer Run/Stop R/W R R/W ۱۸/ Reset Programmable timer reset (reload) PTRST\*5

Table 4.5.3 Control bits of output ports

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*5 Constantly "0" when being read

in the circuit

\*6 Refer to main manual \*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*4 Reset (0) immediately after being read

FOR00: Selects the output type for the R00 terminal.

R00 output selection register (E1H•D3)

When "1" is written: FOUT signal output When "0" is written: DC output Reading: Valid

By setting the register FOR00 to "1", R00 is set to FOUT (clock) output port. When FOR00 is set to "0", R00 become the regular DC output port. When the FOUT output is selected, ON/OFF of the signal output can be controlled by the R00 register.

At initial reset, this register is set to "0".

PTR01: Selects the output type for the R01 terminal. R01 output selection register (E9H•D3) When "1" is written: PTOVF signal output When "0" is written: DC output Reading: Valid

By setting the register PTR01 to "1", R01 is set to  $\overline{\text{PTOVF}}$  (output pulse of the programmable timer) output port. When PTR01 is set to "0", R01 become the regular DC output port.

	When the PTOVF output is selected, ON/OFF of the signal output can be controlled by the R01 register. At initial reset, this register is set to "0".			
BZR02, BZR03:	Selects the output type for the R02 and R03 terminals.			
R02, R03 output selection register (E0H•D2, D3)	When "1" is written: Buzzer signal output When "0" is written: DC output Reading: Valid			
	By setting the register BZR02 to "1", R02 is set to BZ (buzzer signal) output port and by setting the register BZR03 to "1", R03 is set to BZ (buzzer inverted signal) output port. When BZR02 and BZR03 are set to "0", R02 and R03 become the regular DC output ports. When the buzzer output and the buzzer inverted output are selected, ON/OFF of the buzzer outputs can be controlled by the R02 and R03 registers, respectively. At initial reset, these register are set to "0".			
R00–R03 (when DC output):	Sets the output data for the output ports.			
Output port data (D4H)	When "1" is written: High output When "0" is written: Low output Reading: Valid			
	The output port terminals output the data written in the corresponding registers (R00–R03) without changing it. When "1" is written in the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (VSS). At initial reset, R00 and R01 are set to "1"; R02 and R03 are set to "0".			
R02, R03 (when BZ and $\overline{\text{BZ}}$	These bits control the output of the buzzer signals (BZ, $\overline{\mathrm{BZ}}$ ).			
output is selected): Special output port data (D4H•D2, D3)	When "1" is written: Buzzer signal is output When "0" is written: Low level (DC) is output Reading: Valid			
	BZ (buzzer signal) output is controlled by writing data to R10, and $\overline{\text{BZ}}$ (buzzer inverted signal) output is controlled by writing data to R13. At initial reset, R02 and R03 are set to "0".			
BZFQ:	Selects the frequency of the buzzer signal.			
Buzzer frequency selection register (E0H•D0)	When "1" is written: 2 kHz When "0" is written: 4 kHz Reading: Valid			
	When "1" is written to register BZFQ, the frequency of the buzzer signal is set in 2 kHz, and in 4 kHz when "0" is written. At initial reset, this register is set to "0".			

R00	Controls the $\overline{\text{FOUT}}$ (clock) output.					
(when FOUT is selected): Special output port data (D4H•D0)	When "1" is written: High level (DC) output When "0" is written: Clock output Reading: Valid					
	FOUT output can be controlled by writing data to R00. At initial reset, this register is set to "1".					
FOFQ0, FOFQ1:	Selects the $\overline{F}$	OUT frequ	iency.			
FOUT frequency selection		FOFQ1	FOFQ0	Clock frequency (Hz)		
register		1	1	fosc3		
(E1H•D0, D1)		1	0	fosc1		
Table 4.5.4		0	1	4,096		
FOUT clock frequency		0	0	512		
	At initial reset, these registers are set to "0".					
R01	Controls the	PTOVF (cl	lock) outp	ut.		
(when PTOVF is selected): Special output port data (D4H•D0)	When "1" is written: High level (DC) output When "0" is written: Clock output Reading: Valid					
	<b>PTOVF</b> output can be controlled by writing data to R01. Refer to Section 4.10, "Programmable Timer" for details of $\overline{\text{PTOVF}}$ . At initial reset, this register is set to "1".					
Programming note	When BZ, $\overline{BZ}$ , $\overline{FOUT}$ and $\overline{PTOVF}$ are selected, a hazard may be observed in the output waveform when the data of the output register changes.					

### 4.6 I/O Ports (P00–P03, P10–P13, P20–P23)

Configuration of I/O ports

The E0C6274 has 12 bits (4 bits  $\times$  3) general-purpose I/O ports. Figure 4.6.1 shows the configuration of the I/O port. The four bits of each of the I/O ports P0O-P03, P1O-P13 and P2O-P23 can be set to either input mode or output mode. Modes can be set by writing data to the I/O control register. Moreover, pull up resistor which is turned ON during input mode can be controlled through the software.



The I/O ports P20–P23 are common used with the input/output ports of the serial interface, and function of these ports can be selected through the software.

Refer to Section 4.11, "Serial Interface" for details of the serial interface.

I/O control registers and input/output	Input or output mode can be set for the four bits of I/O ports P00–P03, P10–P13 and P20–P23 by writing data into the corresponding I/O control register IOC0, IOC1 and IOC2.					
mode	To set the input mode, "0" is written to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port. However, when the pull up explained in the following section has been set by software, the input line is pulled up only during this input mode.					
	The output mode is set when "1" is written to the I/O control register. When an I/O port set to output mode works as an output port, it outputs a high level (VDD) when the port output data is "1", and a low level (VSS) when the port output data is "0".					
	If perform the read out in each mode; when output mode, the register value is read out, and when input mode, the port value is read out.					
	At initial reset, the I/O control registers are set to "0", and the I/O port enters the input mode.					
	When P20–P23 are used as the input/output ports of the serial interface, the I/O control of the IOC2 register becomes invalid and IOC2 can be used as a 1 bit general-purpose register.					
Pull up during input mode	A pull up resistor that operates during the input mode is built into the I/O ports of the E0C6274. Software can set the use or non-use of this pull up. The pull up resistor becomes effective by writing "1" into the pull up control registers PUP0, PUP1 and PUP2 that correspond to each 4 bits of P00-P03, P10-P13 and P20-P23, and the input line is pulled up during the input mode. When "0" has been written, no pull up is done. At initial reset, the pull up control registers are set to "0".					
Mask option	Output specifications during the output mode (IOC = "1") can be selected with the mask option. Output specifications for the I/O ports (P00–P03, P10–P13, P20– P23) enable selection of either complementary output or Nch open drain output for each of the 12 bits. However, even when Nch open drain output is selected, voltage exceeding source voltage must not be applied to the output port.					

### Control of I/O ports Table 4.6.1 lists the I/O ports' control bits and their addresses.

Address Register							Commont		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Coniment
	0	1002	1001	10.00	0 *5	- *2			Unused
Dell	U	1002	1001	1000	IOC2	0	Output	Input	I/O control register 2 (P20–P23) *6
	р		DM		IOC1	0	Output	Input	I/O control register 1 (P10-P13)
	ĸ		K/W		IOC0	0	Output	Input	I/O control register 0 (P00-P03)
	0		DI ID1		0 *5	- *2			Unused
	0	FUFZ	FUFI	FUFU	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6
	R		DM		PUP1	0	On	Off	Pull up control register 1 (P10-P13)
			K/W		PUP0	0	On	Off	Pull up control register 0 (P00-P03)
	P03	D02	P01	P00	P03	- *2	High	Low	
DOLL		FUZ			P02	- *2	High	Low	L/O port (P00, P03)
DOL	R/W				P01	- *2	High	Low	
					P00	- *2	High	Low	
	P13 P12	D12	D11	D10	P13	- *2	High	Low	7
		P 15	FIZ	FII	FIU	P12	- *2	High	Low
Dau	DAM			P11	- *2	High	Low	10 port (110–113)	
		R/W				- *2	High	Low	
	P23	P22	P21	P20	P23	- *2	High	Low	I/O port (P20–P23)
БЛЦ	125	F ZZ		P20	P22	- *2	High	Low	When P20, P23 is selected as SIO port, P20
DAN		D	ΛN/		P21	- *2	High	Low	P22 registers will function as register only
	K/W				P20	- *2	High	Low	P25 registers will function as register only

Table 4.6.1 Control bits of I/O ports

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

P00–P03, P10–P13, P20–P23:

\*3 Undefined

\*4 Reset (0) immediately after being read

I/O port data can be read and output data can be set through these ports.

\*5 Constantly "0" when being read

\*7 Page switching in I/O memory is not necessary

\*6 Refer to main manual

I/O port data (D8H, D9H, DAH)

• When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the level goes low (VSS).

Port data can be written also in the input mode.

• When reading data out

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (VSS) the data is "0".

When PUP register is set to "1", the built-in pull up resistor goes ON during input mode, so that the I/O port terminal is pulled up. Internal pull up resistors are only ON during input mode, but the gate floating has not occur even during output mode.

When the serial input/output function is selected for P20-P23 ports, registers P20-P23 can be used as a four bits general register having both read and write function, and data of this register exerts no affect on input/output signal.

**Note:** When in the input mode, I/O ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

10 x C x R

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up resistance 300  $k\Omega$ 

IOC0, IOC1, IOC2: I/O control register (D6H•D0–D2)

The input and output modes of the I/O ports can be set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input and output modes of the I/O ports are set in units of four bits. IOC0, IOC1 and IOC2 set the mode for P00–P03, P10–P13 and P20–P23, respectively.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these registers are set to "0", so the  $I\!/O$  ports are in the input mode.

When the serial input/output function is selected for P20–P23 ports, register IOC2 can be used as a one bits general register having both read and write function, and data of this register exerts no affect on input/output control.

PUP0, PUP1, PUP2:	The pull up during the input mode can be set with these registers.
Pull up control register (D7H•D0–D2)	When "1" is written: Pull up ON When "0" is written: Pull up OFF Reading: Valid
	The built-in pull up resistor which is turned ON during input mode is set to enable in units of four bits. PUP0, PUP1 and PUP2 set the pull up for P00–P03, P10–P13 and P20–P23, respectively. By writing "1" to the pull up control register, the corresponding I/O ports are pulled up (during input mode), while writing "0" turns the pull up function OFF. At initial reset, these registers are set to "0", so the pull up function is set to OFF.
	When P20–P23 have been set to input/output ports of the serial interface, the terminal controlled by PUP2 differs from the case of the I/O ports. (See Section 4.11, "Serial Interface".)
Programming note	When in the input mode, I/O ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capaci- tance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$
	C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull up registance 300 k $\Omega$ 

### 4.7 LCD Driver (COM0–COM3, SEG0–SEG31)

The E0C6274 has four common terminals (COM0-COM3) and 32 **Configuration of LCD** segment terminals (SEG0-SEG31), so that it can drive an LCD with driver a maximum of 128 ( $32 \times 4$ ) segments. The power for driving the LCD is generated by the CPU internal circuit so that there is no need to apply power especially from outside. The driving method is 1/4 duty dynamic drive depending on the four types of potential, Vss, Vc1, Vc2 and Vc3. In addition to the 1/ 4 duty, 1/3, 1/2 and 1/1 drive duty can be selected through the software. The frame frequency is 32 Hz for 1/4, 1/2 and 1/1 duty, and 42.7 Hz for 1/3 duty (fosc1 = 32,768 Hz). LCD display ON/OFF may be controlled by the software. Figures 4.7.1-4.7.3 show the drive waveform for 1/4 duty, 1/3 duty and 1/2 duty. Note: "fosc1" indicates the oscillation frequency of the OSC1 oscillation circuit.







# LCD display ON/OFF control and duty switching

### (1) Display ON/OFF control

In the E0C6274, ON/OFF of the LCD display can be controlled by LCDON register.

At initial reset, LCDON is set to "0", and the LCD display is set to the OFF status. In this time, the COM terminal and the SEG terminal goes to VC1 level.

To set the LCD display ON, write "1" to register LCDON.

### (2) Switching of drive duty

By settings of registers LDTY0 and LDTY1, the LCD drive duty can be selected from among 4 types, 1/4, 1/3, 1/2, 1/1 duty. Table 4.7.1 shows the LCD drive duty setting.

Terminals used Maximum number

l able 4.7.1	
LCD drive duty setting	

I DTY1		Duty			Frame frequency
LUTTI	LDTTO	Duty	in common	of segments	Traine frequency
0	0	1/4	COM0–COM3	$128(32 \times 4)$	fosc1/1,024 (32 Hz)
0	1	1/3	COM0–COM2	96 (32 × 3)	fosc1/768 (42.7 Hz)
1	0	1/2	COM0, COM1	$64(32 \times 2)$	fosc1/1,024 (32 Hz)
1	1	1/1	COM0	$32(32 \times 1)$	fosc1/1,024 (32 Hz)
				* 1	20 7 (0 H

\* In case of fosc1 = 32,768 Hz

\*

Basically you should select the drive duty with the smallest drive segment number (for example, 1/3 duty for 80 segments and 1/2 duty for 40 segments) from among the drive duties permitting driving of the segment number of the LCD panel.

### (3) Cadence adjustment of oscillation frequency

By using the 1/1 duty drive waveform, it enables easy adjustment (cadence adjustment) of the oscillation frequency of the OSC1 oscillation circuit (crystal oscillation circuit).

Note: For cadence adjustment, set the segment data so that all the LCDs light.

Figure 4.7.4 shows the drive waveform for 1/1 duty.



### Mask option (segment allocation)

### (1) Segment allocation

The LCD driver has a segment decoder built-in, and the data bit of the optional address in the display memory area (80H–9FH) can be allocated to the optional segment. This makes design easy by increasing the degree of freedom with which the liquid crystal panel can be designed.

The allocated segment displays when the bit for the display memory is set to "1", and goes out when bit is set to "0".

Figure 4.7.5 shows an example of the relationship between the LCD segments (on the panel) and the display memory for the case of 1/3 duty.

Addross		Data												
Audress	D3	D2	D1	D0										
9AH	d	с	b	а										
9BH	р	g	f	e										
9CH	d'	c'	b'	a'										
9DH	p'	g'	f'	e'										

	Common 0	Common 1	Common 2
SEG10	9A, D0	9B, D1	9B, D0
	(a)	(f)	(e)
SEG11	9A, D1	9B, D2	9A, D3
	(b)	(g)	(d)
SEG12	9D, D1	9A, D2	9B, D3
	(f')	(c)	(p)

Display memory allocation





Fig. 4.7.5 Segment allocation

### (2) Output specification

- The segment terminals (SEG0-SEG31) are selected with the mask option in pairs for either segment signal output or DC output (VDD and Vss binary output).
   When DC output is selected, the data corresponding to COM0 of each segment terminal is output.
- ② When DC output is selected, either complementary output or Nch open drain output can be selected for each terminal with the mask option.
- **Note:** The terminal pairs are the combination of  $SEG2 \times n$  and  $SEG2 \times n + 1$  (where n is an integer from 0 to 15).

### Control of LCD driver

Table 4.7.2 shows the LCD driver's control bits and their addresses. Figure 4.7.6 shows the display memory map.

Table 4.7.2 LCD driver control bits

Address		Regi	ster						Commont		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	I DTV1				LDTY1	0			☐ LCD drive duty selection		
	LDITI	LDTTU	U	LODON	LDTY0	0			0: 1/4, 1: 1/3, 2: 1/2, 3: 1/1		
ELU	DAV		D	D/M/	0 *5	- *2			Unused		
	K/	vv	ĸ	R/W	LCDON	0	On	Off	LCD display control (LCD display all off)		

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

Address Page	Low High	0	1	2	3	4	5	6	7	8	9	A	в	с	D	Е	F
0.2	8					Diam				0		4 10:44					
0-3	9																

Fig. 4.7.6 Display memory map

LCDON: Controls the LCD display

Display control (EFH•D0) When "1" is written: Display ON When "0" is written: Display OFF Reading: Valid

By writing "1" to LCDON, the LCD display goes ON, and goes OFF when "0" is written. The LCD display OFF setting does not affect the contents of the display memory.

At initial reset, this register is set to "0".

LDTY1, LDTY0:	Sets the LCD drive duty as shown in Table 4.7.3													
LCD drive duty selection					I									
(EFH•D3, D2)	I DTY1		DTYO Duty Terminals used Maximum number		Maximum number	Frame frequency								
· · · ·		20110	Duty	in common	of segments	· · · · · · · · · · · · · · · · · · ·								
	0	0	1/4	COM0-COM3	$128(32 \times 4)$	fosc1/1,024 (32 Hz)								
	0	1	1/3	COM0-COM2	96 (32 × 3)	fosc1/768 (42.7 Hz)								
Table 4 7 3	1	0	1/2	COM0, COM1	$64(32 \times 2)$	fosc1/1,024 (32 Hz)								
LCD drive duty setting	1	1	1/1	COM0	$32(32 \times 1)$	fosc1/1,024 (32 Hz)								
, ,					* In case of f	OSC1 = 32,768  Hz								

At initial reset, these registers are set to "0".

**Display memory** (80H-9FH)

The LCD segments are lit or turned off depending on this data.

When "1" is written: Lit When "0" is written: Not lit Reading: Invalid

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be lit or put out. At initial reset, the contents of the display memory for COM0 is set to "1", and COM1-COM3 are undefined. Accordingly, when DC output is selected, the output level at initial reset goes high (VDD).

#### (1) The contents of the display memory are undefined until the area **Programming notes** is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.

(2) Since the display memory area is write-only, display data cannot be rewritten by arithmetic operations (such as AND, OR, ADD, SUB).

### 4.8 Clock Timer

### Configuration of clock timer

The E0C6274 has a built-in clock timer as the source oscillator for OSC1 (crystal oscillator). The clock timer is configured of a 8-bit binary counter that serves as the input clock, a 256 Hz signal output by the OSC1 oscillation circuit. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software.

Figure 4.8.1 is the block diagram for the clock timer.



Fig. 4.8.1 Block diagram for the clock timer

### Data reading and hold function

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

The 8	bits timer data	are allocated to	the address E3	SH and E4H.				
E3H	D0: TM0 (128 Hz)	D1: TM1 (64 Hz)	D2: TM2 (32 Hz)	D3: TM3 (16 Hz)				
E4H	D0: TM4 (8 Hz)	D1: TM5 (4 Hz)	D2: TM6 (2 Hz)	D3: TM7 (1 Hz)				
Since the clock timer data has been allocated to two addresses, a carry is generated from the low-order data within the count (TMO-								
<b>TTN 40</b>	100 10 11	1 . 1 1 1						

TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz). When this carry is generated between the reading of the low-order data and the high-order data, a content combining the two does not become the correct value (the low-order data is read as FFH and the high-order data becomes the value that is counted up 1 from that point).

The high-order data hold function in the E0C6274 is designed to operate to avoid this. This function temporarily stops the counting up of the high-order data (by carry from the low-order data) at the point where the low-order data has been read and consequently the time during which the high-order data is held is the shorter of the two indicated here following.

- 1. Period until it reads the high-order data.
- 2. 0.48-1.5 msec (varies due to the timing of the reading)

**Note:** When the high-order data has previously been read, since the low-order data is not held, you should be sure to first read from the low-order data.

### Interrupt function

The clock timer can cause interrupts at the falling edge of 32 Hz, 8 Hz, 2 Hz and 1 Hz signals. Software can set whether to mask any of these frequencies.

Figure 4.8.2 is the timing chart of the clock timer.

Address	Register	Frequency												С	loc	k ti	me	er tin	ning	g cl	nar	t											
	D0	128 Hz				1111																	UM			UM		11111					
	D1	64 Hz	M	W	UU	W			ЛЛ	Π		W				Л	ΠΠ			$\mathbb{N}$	W			W			W	W	M	ЛЛ	ЛЛ		Π
E3H	D2	32 Hz	Л	Π	$\square$	Γ	Π	П	IJ		Л	Л	Л			IJ	Π	Л		Π	Л	Π	Π	$\square$	$\square$	Π	Л	Π			IJ	IJ	1_
	D3	16 Hz																													1		1_
	D0	8 Hz								1_																							1
БИН	D1	4 Hz								1								1															1_
	D2	2 Hz																															1_
	D3	1 Hz																															1
32 Hz	interrup	t request	t	t	t	t	t	t	t	t	t	t	t	t	t	t	t	t t	t	t	t	t	t	t	t	t	t	t	t	t	t	t	t
8 Hz	interrup	t request				t				t				t				t			t				t				t				t
2 Hz	2 Hz interrupt request																	t															t
1 Hz	1 Hz interrupt request																																t

Fig. 4.8.2 Timing chart of clock timer

As shown in Figure 4.8.2, interrupt is generated at the falling edge of the frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT32, IT8, IT2, IT1) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT32, EIT8, EIT2, EIT1). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

**Note:** • Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

• Write the interrupt mask register only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.

## Control of clock

Table 4.8.1 shows the clock timer control bits and their addresses.

### timer

Address		Reg	ister						Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	IT1	ITO	ITO	1722	IT1 *4	0	Yes	No	Interrupt factor flag (clock timer 1 Hz)
0011	111	112	118	1132	IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
C6H					IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			ĸ		IT32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
	EIT1	EIT2	EITO	EIT22	EIT1	0	Enable	Mask	Interrupt mask register (clock timer 1 Hz)
0011	LIII	LIIZ	LIIO	LIIJZ	EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
		П	0.07		EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
		ĸ	/ VV		EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
	0	0	0	TMDCT	0 *5	- *2			Unused
Бол	0	0	0	TIVIKST	0 *5	- *2			Unused
		D		14/	0 *5	- *2			Unused
		ĸ		VV	TMRST*5	- *2	Reset	-	Clock timer and watchdog timer reset
	TM2	TM2	TM1	тмо	TM3	- *3			Clock timer data (16 Hz)
Богт	11113	TIVIZ	TIVIT	TIMO	TM2	- *3			Clock timer data (32 Hz)
ESH		г	h		TM1	- *3			Clock timer data (64 Hz)
		r	τ.		TM0	- *3			Clock timer data (128 Hz)
	тм7	TM4	TME	TMA	TM7	- *3			Clock timer data (1 Hz)
EALL	111/17	TIVIO	CIVIT	1 1/14	TM6	- *3			Clock timer data (2 Hz)
		ſ			TM5	- *3			Clock timer data (4 Hz)
		ł	7		TM4	- *3			Clock timer data (8 Hz)

#### Table 4.8.1 Control bits of clock timer

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

TM0–TM7: The 128 Hz–1 Hz timer data of the clock timer can be read out with Timer data these registers. These eight bits are read only, and writing operations are invalid. (E3H, E4H)

At initial reset, the timer data is initialized to "00H".

Interrupt mask register (CCH)

EIT32, EIT8, EIT2, EIT1: These registers are used to select whether to mask the clock timer interrupt.

> When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT32, EIT8, EIT2, EIT1) are used to select whether to mask the interrupt to the separate frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz).

Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0").

At initial reset, these registers are all set to "0".

IT32, IT8, IT2, IT1: These flags indicate the status of the clock timer interrupt. Interrupt factor flag (C6H) When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

Writing: Invalid

The interrupt factor flags (IT32, IT8, IT2, IT1) correspond to the clock timer interrupts of the respective frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal. These flags can be reset through being read out by the software. Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

At initial reset, these flags are set to "0".

TMRST: This bit resets the clock timer.

Clock timer reset (E2H•D0) WI

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. The clock timer starts immediately after this. No operation results when "0" is written to TMRST.

TMRST also resets the watchdog timer.

This bit is write-only, and so is always "0" at reading.

Programming notes	(1) Be sure to data reading in the order of low-order data (TM0– TM3) then high-order data (TM4–TM7).
	(2) When the clock timer has been reset, the interrupt factor flag (IT) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
	(3) When the clock timer has been reset, the watchdog timer is also reset.
	(4) Write the interrupt mask register (EIT) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.
	<ul> <li>(5) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li> <li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.</li> </ul>

### 4.9 Stopwatch Timer

## Configuration of stopwatch timer

The E0C6274 has a 1/100 sec and 1/10 sec stopwatch timer. The stopwatch timer is configured of a two-stage, four-bit BCD counter serving as the input clock of an approximately 100 Hz signal (signal obtained by approximately demultiplying the 256 Hz signal output by the oscillation circuit). Data can be read out four bits at a time by the software.

Figure 4.9.1 is the block diagram of the stopwatch timer.



Fig. 4.9.1 Block diagram of stopwatch timer

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

During data reading, a hold function the same as the clock timer operates.

Refer to Section 4.8, "Clock Timer" for details of the hold function.

### Count-up pattern The stopwatch timer is configured of four-bit BCD counters SWL and SWH.

The counter SWL, at the stage preceding the stopwatch timer, has an approximated 100 Hz signal for the input clock. It counts up every 1/100 sec, and generates an approximated 10 Hz signal. The counter SWH has an approximated 10 Hz signal generated by the counter SWL for the input clock. It count-up every 1/10 sec, and generated 1 Hz signal.



Figure 4.9.2 shows the count-up pattern of the stopwatch timer.

SWL generates an approximated 10 Hz signal from the basic 256 Hz signal. The count-up intervals are 2/256 sec and 3/256 sec, so that finally two patterns are generated: 25/256 sec and 26/256 sec intervals. Consequently, these patterns do not amount to an accurate 1/100 sec.

SWH counts the approximated 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4:6, to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

### Interrupt function

The 10 Hz (approximate 10 Hz) and 1 Hz interrupts can be generated through the overflow of stopwatch timers SWL and SWH respectively. Also, software can set whether to separately mask the frequencies described earlier.

Figure 4.9.3 is the timing chart for the stopwatch timer.



As shown in Figure 4.9.3, the interrupts are generated by the overflow of their respective counters ("9" changing to "0"). Also, at this time the corresponding interrupt factor flags (ISW0, ISW1) are set to "1".

The respective interrupts can be masked separately through the interrupt mask registers (EISW0, EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

*Note:* • *Reading of interrupt factor flags is available at EI, but be careful in the following cases.* 

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

• Write the interrupt mask register only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.

#### Table 4.9.1 list the stopwatch timer control bits and their ad-Control of stopwatch dresses. timer

Address	Register							Commont	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
С5Н	0	0	ISW1	ISW0	0 *5	- *2			Unused
					0 *5	- *2			Unused
					ISW1*4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
	ĸ			ISW0*4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)	
СВН	0	0	EISW1	EISW0	0 *5	- *2			Unused
					0 *5	- *2			Unused
	R		R/W		EISW1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
					EISW0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
E6H	0	0	SWRUN	SWRST	0 *5	- *2			Unused
					0 *5	- *2			Unused
	D			14/	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
	г	<b>`</b>	N/W	VV	SWRST*5	Reset	Reset	-	Stopwatch timer reset
E7H	SWL3	SWL2	SWL1	SWL0	SWL3	0			MSB
					SWL2	0			Stopwatch timer data 1/100 sea (PCD)
	D				SWL1	0			Stopwatch timer data 1/100 set (BCD)
	R				SWL0	0			⊥ <sub>LSB</sub>
E8H	SWH3	SWH2	SWH1	SWH0	SWH3	0			MSB
					SWH2	0			Stopwatch timer data 1/10 sec (BCD)
	R			SWH1	0			Stopwatch timer data 1/10 set (BCD)	
				SWH0	0			└─ LSB	

Table 4.9.1 Control bits of stopwatch timer

\*1 Initial value at the time of initial reset \*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

SWL0–SWL3:	Data (BCD) of the $1/100$ sec column of the stopwatch timer can be
Stopwatch timer 1/100 sec	read out. These four bits are read-only, and cannot be used for
(E7H)	writing operations.
	At initial reset, the timer data is set to "OH".
SWH0–SWH3:	Data (BCD) of the 1/10 sec column of the stopwatch timer can be
Stopwatch timer 1/10 sec	read out. These four bits are read-only, and cannot be used for

(E8H) writing operations.

At initial reset, the timer data is set to "OH".

Note: Be sure to data reading in the order of low-order data (SWL0-SWL3) then high-order data (SWH0–SWH3).

EISW0, EISW1: Interrupt mask register	These registers are used to select whether to mask the stopwatch timer interrupt.					
(CBH•D0, D1)	When "1" is written: Enabled When "0" is written: Masked Reading: Valid					
	The interrupt mask registers (EISW0, EISW1) are used to sepa- rately select whether to mask the 10 Hz and 1 Hz interrupts. Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0"). At initial reset, these registers are both set to "0".					
ISW0, ISW1:	These flags indicate the status of the stopwatch timer interrupt.					
Interrupt factor flag (C5H•D0, D1)	When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred Writing: Invalid					
	The interrupt factor flags (ISW0, ISW1) correspond to the 10 Hz and 1 Hz interrupts respectively. With these flags, the software can judge whether a stopwatch timer interrupt has occurred. However, regardless of the interrupt mask register setting, these flags are set to "1" by the counter overflow. These flags are reset when read out by the software. Reading of interrupt factor flags is available at EI, but be careful in					
	the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt facto flags are in the same address. At initial reset, these flags are set to "0".					
SWRST:	This bit resets the stopwatch timer.					
Stopwatch timer reset (E6H•D0)	When "1" is written: Stopwatch timer reset When "0" is written: No operation Reading: Always "0"					
	The stopwatch timer is reset when "1" is written to SWRST. When					

The stopwatch timer is reset when "1" is written to SWRS1. When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. This bit is write-only, and is always "0" at reading.

SWRUN:	This bit controls RUN/STOP of the stopwatch timer.			
Stopwatch timer RUN/STOP (E6H•D1)	When "1" is written: RUN When "0" is written: STOP Reading: Valid			
	The stopwatch timer enters the RUN status when "1" is written to SWRUN, and the STOP status when "0" is written. In the STOP status, the timer data is maintained until the next RUN status or resets timer. Also, when the STOP status changes to the RUN status, the data that was maintained can be used for resuming the count. At initial reset, this register is set to "0".			
Programming notes	(1) Be sure to data reading in the order of low-order data (SWL0- SWL3) then high-order data (SWH0-SWH3).			
	(2) When the stopwatch timer has been reset, the interrupt factor flag (ISW) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.			
	<ul> <li>(3) Write the interrupt mask register (EISW) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.</li> </ul>			
	<ul><li>(4) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.</li></ul>			

### 4.10 Programmable Timer

### Configuration of programmable timer

E0C6274 has a programmable timer which is configured with an 8 bits pre-settable down counter.

Aside from the count by the built-in clock (fosc1/fosc3), this programmable timer also possesses an event counter function that performs counting by making the signal input from the input port K10 the clock.

The initial value of count data can be set by software to the reload register; at the point where the down-counter value is "0", the programmable timer reloads the initial value and continues to down-count.

In addition, the clock created by the underflow of the down counter can be output to the serial interface and to the output port R01. Figure 4.10.1 shows the configuration of the programmable timer.



### Input clock and predivider

(1) Clock source selection The counter clock source can be selected a

The counter clock source can be selected among four types shown in Table 4.10.1 by registers PTC0 and PTC1.

Table 4.10.1
Clock source selection

PTC1	PTC0	Clock source
0	0	K10 input (with noise rejector)
0	1	K10 input (direct)
1	0	fosci (32 kHz)
1	1	fosc3 (1 MHz)

The K10 input is an external input when used as an event counter and when K10 input (with noise rejecter) has been selected it passes through the noise reject circuit of the 256 Hz sampling. In case such as when counting by a key input, this causes it to eliminate noise of 2 msec or less such as chattering and to accept signals of 6 msec or more. (Acceptance of signals within the range from 2 msec to 6 msec is uncertain.) The K10 input (direct) is bypassed by this noise reject circuit. When it inputs a clock of 6 msec or less, you should select direct.

fosc1 and fosc3 are the respective output clocks of the OSC1 and OSC3 oscillation circuit.

When using fosc3, you must turn ON the OSC3 oscillation circuit in advance. If the OSC3 oscillation circuit is ON, counting can be done by fosc3, even when the CPU clock is fosc1.

### (2) Clock dividing ratio selection

For the programmable timer, the predivider that contains the down counter is set up after the selector for the above mentioned clock source. The input clock dividing ratio can be selected from four types. As shown in Table 4.10.2, this selection can be done by registers PTD0 and PTD1.

PTD1	PTD0	Dividing ratio
0	0	1/256
0	1	1/32
1	0	1/4
1	1	1/1

Clock dividing ratio selection

Table 4.10.2

### Operation of programmable timer

### (1) Down-count

The 8-bit down counter counts down the divided input clock explained in the foregoing clause as the clock.

In case of K10 input, the down count timing becomes the falling edge of the clock and in fosc1 and fosc3 it becomes the rising edge.



Fig. 4.10.2 Timing of down-counts (predivider = 1/1)

Run/Stop of the programmable timer can be controlled by register PTRUN.

When initiating programmable timer count, perform programming by the following steps:

- 1. Set the initial data to RD0-RD7.
- 2. Reset the programmable timer by writing "1" to PTRST.
- 3. Start the down-count by writing "1" to PTRUN.

### (2) Data reload

The reload register (8 bits) for the initial value setting of the down counter is built into the programmable timer. The data set into the reload register is loaded into the down counter in the following instances and the count down is done from that value.

- 1. When the programmable timer has been reset by software
- 2. When the count down advances and the down counter becomes 00H

### (3) Data reading

The low-order 4 bits of the down counter data is allocated to the address EBH and the high-order 4 bits are allocated to ECH and they can respectively be read.

At the time of this reading as well, the high-order data hold function operates the same as the clock timer. Refer to Section 4.8, "Clock Timer" for details of the hold function.

### (4) PTOVF signal

The programmable timer generates a PTOVF signal by inverting the level each time the down counter becomes 00H.

Fig. 4.10.3 PTOVF signal



The cycles (frequency) for this signal can be set according to the input clock, the dividing ratio and initial value that has been set for the reload register. The frequency of the output clock is indicated by the following expression.

fout = fin  $\times$  dv / (RD  $\times$  2)

- fout: PTOVF frequency
- fin: Input clock frequency
- dv: Dividing ratio (1/256, 1/32, 1/4, 1/1)
- RD: Reload data (1 to 256 (0))

This PTOVF signal is input into the serial interface and can be used as the transfer clock. In addition, it can also be output externally through the output port R01.
## Interrupt function

The programmable timer generates interrupt after the down-count from the initial setting is completed and the content of the downcounter indicates 00H.

After interrupt generation, the programmable timer reloads the initial count value into the down-counter and resumes counting. Figure 4.10.4 shows the timing chart of the programmable timer.





Fig. 4.10.4 Timing chart of the programmable timer

When the down-counter values PT0–PT7 have become 00H the interrupt factor flag IPT is set to "1" and an interrupt is generated. The interrupt can be masked through the interrupt mask register EIPT. However, regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" when the down-counter equals 00H.

# Control of programmable timer

Table 4.10.3 list the stopwatch timer control bits and their addresses.

Address	Register							Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	IDT	0 *5	- *2			Unused
COL	U	U	0	IFI	0 *5	- *2			Unused
			D		0 *5	- *2			Unused
			ĸ		IPT *4	0	Yes	No	Interrupt factor flag (programmable timer)
	0	FIAD	FISIO	FIDT	0 *5	- *2			Unused
Сен	0				EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
CON	R		R/W		EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	Ň		10/10		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
	PTR01	0	PTRUN	PTRST	PTR01	0	PTOVF	DC	R01 port output selection
FOH	1 11001	Ŭ		1 1101	0 *5	- *2			Unused
2311	R/W	R	R/W	w	PTRUN	0	Run	Stop	Programmable timer Run/Stop
	1011	Ň	1011		PTRST*5	- *2	Reset	-	Programmable timer reset (reload)
	PTD1	PTD0	PTC1	PTC0	PTD1	0			Programmable timer pre-divider selection
FAH				PTD0	0			0: 1/256, 1: 1/32, 2: 1/4, 3: 1/1	
2/ 11		R	/W		PTC1	0			Programmable timer clock source selection
	10,44			PTC0	0			□ 0: K10 (NR), 1: K10, 2: fosc1, 3: fosc3	
	PT3	PT2	PT1	PT0	PT3	- *3			
FBH					PT2	- *3			Programmable timer data (low-order 4 bits)
			R		PT1	- *3			
	PT0 - *3 LSB		└ LSB						
	PT7	PT6	PT5	PT4	PT7	- *3			☐ <sup>MSB</sup>
ECH					PT6	- *3			Programmable timer data (high-order 4 bits)
			R		PT5	- *3			
				1	PT4	- *3			
	RD3	RD2	RD1	RD0	RD3	- *3			
EDH					RD2	- *3			Programmable timer reload data
		R	/W		RD1	- *3			(low-order 4 bits)
					RD0	- *3			└─┘ LSB
	RD7	RD6	RD5	RD4	RD7	- *3			MSB
EEH					RD6	- *3			Programmable timer reload data
		R	/W		RD5	- *3			(high-order 4 bits)
1	1					*3		1	

Table 4.10.3 Control bits of stopwatch timer

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

### PTC0, PTC1: Selects the input clock for the programmable timer.

Clock source selection (EAH•D0, D1)

> Table 4.10.4 Clock source selection

PTC1	PTC0	Clock source
0	0	K10 input (with noise rejector)
0	1	K10 input (direct)
1	0	fosc1 (32 kHz)
1	1	fosc3 (1 MHz)

At initial reset, these registers are set to "0".

PTD0, PTD1:	Selects the divid	ing ratio i	n the pree	divider for the in	put clock.	
Dividing ratio selection		PTD1	PTD0	Dividing ratio		
(EAH•D2, D3)		0	0	1/256		
		0	1	1/32		
Table 4.10.5		1	0	1/4		
Clock dividing ratio selection		1	1	1/1		
	At initial reset, t	hese regis	ters are s	et to "0".		
RD0–RD3, RD4–RD7: Reload register (EDH•EEH)	These are reload Sets the low-ord the high-order 4 The set timer da grammable time is "00H". When data of rel becomes a 256-v At initial reset, t	l registers er 4 bits o bits to Rl ta is loado r is reset o load regist value cour hese regis	for settin of the 8 bi D4-RD7. ed to the c or when the ters is set nter. tters will b	g the initial valu ts timer data to down-counter wi he content of the at "00H", the do be undefined.	e of the timer. RDO-RD3, and nen the pro- e down-counter	
PTRST: Programmable timer reset (E9H•D0)	This bit resets the programmable timer. When "1" is written: Programmable timer reset When "0" is written: No operation Reading: Always "0"					
	By writing "1" or The contents set When the progra start counting in load data is main Because this bit	n PTRST, t t in RDO-H ammable t nmediatel ntained. is only fo	he progra RD7 are lo imer is re y after loa r writing,	ammable timer is baded into the do set in the RUN n ding and at STC it is always "0" o	s reset. own-counter. node, it will re- )P mode, the during reading.	
PTRUN: Programmable timer RUN/STOP (E9H•D1)	This register con When "1" is w When "0" is w Re	ntrols RUN rritten: RU rritten: ST eading: Va	I/STOP of JN TOP alid	`the programma	ble timer.	
	By writing "1" or ing operation. W counting. Even if the progr point is kept. At initial reset, F	n PTRUN, /riting "0" rammable PTRUN is s	the progra will make timer is s set to "0".	ammable timer j the programma stopped, the time	performs count- ble timer stop er data at that	

PT0–PT3, PT4–PT7: Programmable timer data (EBH, ECH)	<ul><li>Will read the data from the down-counter of the programmable timer.</li><li>Will read the low-order 4 bits of the 8 bits counter data PTO-PT3, and the high-order 4 bits PT4-PT7.</li><li>Because these 8 bits are only for reading, writing operation is rendered invalid.</li><li>At initial reset, timer data will be undefined.</li></ul>
PTR01: R01 output selection register (E9H•D3)	Selects the output type for the R01 terminal. When "1" is written: PTOVF signal output When "0" is written: DC output Reading: Valid
	By setting the register PTR01 to "1", R01 is set to PTOVF (output pulse of the programmable timer) output port. When PTR01 is set to "0", R01 become the regular DC output port. When the PTOVF output is selected, ON/OFF of the signal output can be controlled by the R01 register. (See Section 4.5, "Output Ports".) At initial reset, this register is set to "0".
EIPT: Interrupt mask register (C8H•D0)	This register is used to select whether to mask the programmable timer interrupt. When "1" is written: Enabled When "0" is written: Masked Reading: Valid
	With this register, masking of the programmable timer can be selected. Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0"). At initial reset, this register is set to "0".

IPT:	This is the interrupt factor flag of the programmable timer.					
Interrupt factor flag (C0H•D0)	<ul> <li>When "1" is read: Interrupt has occurred</li> <li>When "0" is read: Interrupt has not occurred</li> <li>Writing: Invalid</li> <li>From the status of this flag, the software can decide whether the programmable timer interrupt. Note, however, that even if the interrupt is masked, this flag will be set to "1" by the counter value will become "00H".</li> <li>This flag is reset when read out by the software.</li> <li>Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li> <li>If the interrupt mask register value corresponding to the interrupt</li> </ul>					
	factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. At initial reset, this flag is set to "0".					
Programming notes	(1) Be sure to data reading in the order of low-order data (PTO-PT3 then high-order data (PT4-PT7).					
	(2) When data of reload registers is set at "00H", the down-cour becomes a 256-value counter.					
	<ul> <li>(3) Write the interrupt mask register (EIPT) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.</li> </ul>					
	<ul><li>(4) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.</li></ul>					

## 4.11 Serial Interface (SIN, SOUT, SCLK, SRDY)

## Configuration of serial interface

The E0C6274 has a synchronous clock type 8 bits serial interface built-in.

The configuration of the serial interface is shown in Figure 4.11.1. The CPU, via the 8 bits shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8 bits shift register, it can convert parallel data to serial data and output it to the SOUT terminal.

The synchronous clock for serial data input/output may be set by selecting by software any one of 3 types of master mode (internal clock mode: when the EOC6274 is to be the master for serial input/ output) and a type of slave mode (external clock mode: when the EOC6274 is to be the slave for serial input/output).

Also, when the serial interface is used at slave mode,  $\overline{SRDY}$  signal which indicates whether or not the serial interface is available to transmit or receive can be output to the  $\overline{SRDY}$  terminal.



Fig. 4.11.1 Configuration of serial interface

The input/output ports of the serial interface are common used with the I/O ports P20–P23, and function of these ports can be selected through the software.

P20-P23 terminals and serial input/output correspondence are as follows:

P20 = SIN P21 = SOUT  $P22 = \overline{SCLK}$   $P23 = \overline{SRDY}$ 

## Master mode and slave mode of serial interface

The serial interface of the E0C6274 has two types of operation mode: master mode and slave mode.

In the master mode, it uses an internal clock as synchronous clock of the built-in shift register, generates this internal clock at the SCLK (P22) terminal and controls the external (slave side) serial device.

In the slave mode, the synchronous clock output from the external (master side) serial device is input from the SCLK (P22) terminal and uses it as the synchronous clock to the built-in shift register. The master mode and slave mode are selected by writing data to registers SCS1 and SCS0.

When the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 4.11.1.

Table 4.11.1 Synchronous clock selection

SCS1	SCS0	Mode	Synchronous clock
1	1		CLK
1	0	Master mode	CLK/2
0	1		PTOVF
0	0	Slave mode	External clock

CLK : CPU system clock

PTOVF: Programmable timer output clock (See Section 4.10.)

At initial reset, the slave mode (external clock mode) is selected. Moreover, the synchronous clock, along with the input/output of the 8 bits serial data, is controlled as follows:

- At master mode, after output of 8 clocks from the SCLK (P22) terminal, clock output is automatically suspended and  $\overline{\text{SCLK}}$ (P22) terminal is fixed at high level.
- At slave mode, after input of 8 clocks to the SCLK (P22) terminal, subsequent clock inputs are masked.
- **Note:** When using the serial interface in the master mode, CPU system clock is used as the synchronous clock. Accordingly, when the serial interface is operating, system clock switching (fosc1  $\leftrightarrow$  fosc3) should not be performed.





Sample basic connection of serial

Data input/output and interrupt function	The serial interface of E0C6274 can input/output data via the internal 8 bits shift register. The shift register operates by synchronizing with either the synchronous clock output from SCLK (P22) terminal (master mode), or the synchronous clock input to SCLK (P22) terminal (slave mode). The serial interface generates interrupt on completion of the 8 bits serial data input/output. Detection of serial data input/output is done by the counting of the synchronous clock SCLK; the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates interrupt. The serial data input/output procedure data is explained below:				
	<ul> <li>(1) Serial data output procedure and interrupt The E0C6274 serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to 4 bits registers SD0–SD3 (DDH) and SD4–SD7 (DEH) individually and writing "1" to SCTRG bit (DCH•D0), it synchronizes with the synchronous clock and serial data is output at the SOUT (P21) terminal. The synchronous clock used here is as follows: in the master mode, internal clock which is output to the SCLK (P22) terminal while in the slave mode, external clock which is input from the SCLK (P22) terminal. The serial output of the SOUT (P21) terminal changes with the falling edge of the clock that is input or output from the SCLK (P22) terminal. </li> </ul>				
	When the output of the 8 bits data from SD0 to SD7 is com- pleted, the interrupt factor flag ISIO (C1H•D0) is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO (C8H•D1). Note, however, that regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" after output of the 8 bits data.				
	<ul> <li>(2) Serial data input procedure and interrupt The EOC6274 serial interface is capable of inputting serial data as parallel data, in units of 8 bits. The serial data is input from the SIN (P20) terminal, synchro- nizes with the synchronous clock, and is sequentially read in the 8 bits shift register. As in the above item (1), the synchro- nous clock used here is as follows: in the master mode, internal clock which is output to the SCLK (P22) terminal while in the slave mode, external clock which is input from the SCLK (P22) terminal. The serial data to the built-in shift register is read with the rising edge of the SCLK signal. Moreover, the shift register is sequentially shifted as the data is fetched.</li></ul>				

When the input of the 8 bits data from SD0 to SD7 is completed, the interrupt factor flag ISIO is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO. Note, however, that regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" after input of the 8 bits data.

The data input in the shift register can be read from data registers SD0–SD7 by software.

## (3) Serial data input/output permutation

E0C6274 allows the input/output permutation of serial data to be selected by register SDP (DBH•D2) as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.11.3.



## (4) SRDY signal

When the E0C6274 serial interface is used in the slave mode (external clock mode),  $\overline{SRDY}$  is used to indicate whether the internal serial interface is available to transmit or receive data for the master side (external) serial device.  $\overline{SRDY}$  signal is output from  $\overline{SRDY}$  (P23) terminal.

 $\overline{\text{SRDY}}$  signal becomes "0" (low) when the E0C6274 serial interface becomes available to transmit or receive data; normally, it is at "1" (high).

 $\overline{\text{SRDY}}$  signal changes from "1" to "0" immediately after "1" is written to SCTRG and returns from "0" to "1" when "0" is input to  $\overline{\text{SCLK}}$  (P22) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when data is read from or written to SD4–SD7, the  $\overline{\text{SRDY}}$  signal returns to "1".



The E0C6274 serial interface timing chart is shown in Figure 4.11.4.



Fig. 4.11.4 Serial interface timing chart

Mask option

Since the input/output terminal of the serial interface is dual used with the I/O ports (P20–P23), the mask option that selects the output specification for the I/O port is also applied to the serial interface.

The output specification of the terminals SOUT,  $\overline{\text{SCLK}}$  (during the master mode) and  $\overline{\text{SRDY}}$  that is used as output in the input/ output port of the serial interface is respectively selected by the mask options of P21, P22 and P23.

Either complementary output or N channel (Nch) open drain as output specification may be selected. However, even if Nch open drain has been selected, application on the terminal of voltage exceeding power source voltage is not permitted.

# Control of serial interface

## Table 4.11.2 list the serial interface control bits and their addresses.

Address		Register						Commont	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	ISIO	0 *5	- *2			Unused
C11	0				0 *5	- *2			Unused
			D		0 *5	- *2			Unused
	R			ISIO *4	0	Yes	No	Interrupt factor flag (serial interface)	
	0	FIAD	EIGIO	EIDT	0 *5	*2			Unused
COL	0		LISIO		EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
	D		D/M		EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	ĸ		N/W		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
	0		DI ID1		0 *5	- *2			Unused
	U	1012		1010	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6
			D/M		PUP1	0	On	Off	Pull up control register 1 (P10-P13)
	ĸ		N/ W		PUP0	0	On	Off	Pull up control register 0 (P00-P03)
	DES	SUD	\$0\$1	5050	PFS	0	Serial I/F	I/O port	P2 port function selection
прц	FIS	JDF	3031	3030	SDP	0	LSB first	MSB first	Serial data input/output permutation
		D	////		SCS1	0			Serial interface clock mode selection *6
	K/W				SCS0	0			□ 0: slave, 1: PTOVF, 2: CLK/2, 3: CLK
	0	0		SCTPG	0 *5	- *2			Unused
	0	U U	JUNUN	30110	0 *5	- *2			Unused
	R W			SCRUN	0	Run	Stop	Serial interface status	
				vv	SCTRG*5	- *2	Trigger	-	Serial interface clock trigger
	503	502	SD1	SDO	SD3	- *2			
нла	505	502	301	500	SD2	- *2			Serial interface data (low-order 4 hits)
		DW				- *2			Serial interface data (low-order 4 ons)
			./ VV		SD0	- *2			LSB
	507	506	SD5	SD4	SD7	- *2			MSB
DEH	507	500	505	504	SD6	- *2			Serial interface data (high-order 4 hits)
		D	////		SD5	- *2			
	K/W				SD4	_ *2			

### Table 4.11.2 Control bits of serial interface

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*5 Constantly "0" when being read

\*6 Refer to main m

\*3 Undefined

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

\*4 Reset (0) immediately after being read

PFS: Sets P20-P23 to the input/output port for the serial interface.

P2 port function selection (DBH•D3)

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

P20, P21, P22 and P23 will function as SIN, SOUT,  $\overline{\text{SCLK}}$ ,  $\overline{\text{SRDY}}$ , respectively.

At initial reset, this register is set to "0".

PUP2: Sets the pull up of SIN terminal and SCLK terminal (in the slave Pull up control register mode).

(D7H•D2)

When "1" is written: Pull up ON When "0" is written: Pull up OFF Reading: Valid

Sets the pull up resistor built into the SIN (P20) and  $\overline{\text{SCLK}}$  (P22) ports to ON or OFF.  $\overline{\text{SCLK}}$  pull up is effective during the slave mode.

At initial reset, this register is set to "0" and pull up goes OFF.

 

 SCS0, SCS1:
 Selects the synchronous clock for the serial interface (SCLK).

 Synchronous clock selection (DBH•D0, D1)
 SCS1
 SCS0
 Mode
 Synchronous clock

Table 4.11.3 Synchronous clock selection

SCS1	SCS0	Mode	Synchronous clock
1	1		CLK
1	0	Master mode	CLK/2
0	1		PTOVF
0	0	Slave mode	External clock

CLK: CPU system clock

PTOVF: Programmable timer output clock (See Section 4.10.)

Synchronous clock (SCLK) is selected from among the above 4 types: 3 types of internal clock and external clock.

When using the serial interface in the master mode, CPU system clock is used as the synchronous clock. Accordingly, when the serial interface is operating, system clock switching ( $fosc1 \leftrightarrow fosc3$ ) should not be performed.

Also, when PTOVF is used, it is necessary to generate a clock on the programmable timer side prior to sending and receiving. At initial reset, external clock is selected.

SDP: Selects the serial data input/output permutation.

Data input/output parmutation		
Data input/output permutation	When "1" is written	I SR first
soloction	when i is written.	LOD III St
3616011011	When "0" is written	MSB first
(DBH•D2)	When o is written.	mod mot
(001-02)	Reading	Valid
	iveauing.	vana

Select whether the data input/output permutation will be MSB first or LSB first.

At initial reset, this register is set to "0".

SCTRG:	This is a trigger to start input/output of synchronous clock.				
Clock trigger (DCH•D0)	When "1" is written: Trigger When "0" is written: No operation Reading: Always "0"				
	When this trigger is supplied to the serial interface activating circuit, the synchronous clock (SCLK) input/output is started. As a trigger condition, it is required that data writing or reading on data registers SD0-SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0-SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.				
SD0–SD3, SD4–SD7: Serial interface data register (DDH, DEH)	<ul> <li>These registers are used for writing and reading serial data.</li> <li><i>During writing operation</i></li> <li>When "1" is written: High level</li> <li>When "0" is written: Low level</li> </ul>				
	Writes serial data will be output to SOUT (P21) terminal. From the SOUT (P21) terminal, the data converted to serial data as high (VDD) level bit for bits set at "1" and as low (VSS) level bit for bits set at "0".				
	• <i>During reading operation</i> When "1" is read: High level When "0" is read: Low level				
	The serial data input from the SIN (P20) terminal can be read by this register. The data converted to parallel data, as high (VDD) level bit "1" and as low (VSS) level bit "0" input from SIN (P20) terminal. Perform data reading only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).				
	At initial reset, these registers will be undefined.				
SCRUN:	Indicates the running status of the serial interface.				
Serial interface running status (DCH•D1)	<ul> <li><sup>IS</sup> When "1" is read: RUN status</li> <li>1) When "0" is read: STOP status Writing : Invalid</li> </ul>				
	The RUN status is indicated from immediately after "1" is written to				

The RUN status is indicated from immediately after "1" is written to SCTRG bit through to the end of serial data input/output.

EISIO: This is the interrupt mask register of the serial interface.

Interrupt mask register (C8H•D1)

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

With this register, masking of the serial interface interrupt can be selected.

Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0").

At initial reset, this register is set to "0".

ISIO: This is the interrupt factor flag of the serial interface.

Interrupt mask register (C0H•D0)

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred Writing: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt.

The interrupt factor flag is reset when it has been read out. Note, however, that even if the interrupt is masked, this flag will be set to "1" after the 8 bits data input/output.

Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.

At initial reset, this flag is set to "0".

Programming notes	(1) When using the serial interface in the master mode, the syn- chronous clock uses the CPU system clock. Accordingly, do not change the system clock ( $fOSC1 \leftrightarrow fOSC3$ ) while the serial inter- face is operating.
	(2) Perform data writing/reading to data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
	(3) As a trigger condition, it is required that data writing or reading on data registers SDO-SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SDO-SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
	<ul> <li>(4) Write the interrupt mask register (EISIO) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.</li> </ul>
	<ul><li>(5) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.</li></ul>

## 4.12 A/D Converter

## Configuration of A/D converter

The E0C6274 has a built-in dual slope type A/D converter. This A/D converter has 5 analog input terminals and voltage, differential voltage between two terminals and resistance can be measured by specifying combinations with those terminal functions using software. The resolution and conversion time of the four types indicated below can be set by programs. However, the integral resistance is installed outside, so it is necessary to modify it accordingly.

Resolution (count)	Conversion time (msec)
6,552	500.0
3,276	250.0
1,638	125.0
820	62.5

See Chapter 7, "ELECTRICAL CHARACTERISTICS", for the conversion precision.

Figure 4.12.1 shows the configuration of the A/D converter.



Configuration of A/D converter

## Measured input terminal and measurement items

Five analog input terminals AIO–AI4 have been set in the A/D converter.



Fig. 4.12.2 Analog input terminal configuration

### It offers the following three type of measurements.

#### • Voltage measurement

(measurement of the voltage between the analog input terminal and the GND terminal)

• Differential voltage measurement

(measurement of the voltage between two analog input terminals)

• Resistance measurement

(A/D conversion for thermistor and the like)

The analog input terminal to be used and the measurement items are specified by software.

### (1) Voltage measurement

- Measurement terminal: AI0-AI4
- Input voltage: Max. ±320 mV (GND reference)

In this mode, one of the analog input terminal AIO–AI4 is specified by software and the voltage between the corresponding terminal and the GND terminal is measured.



Fig. 4.12.3 Voltage measurement Since the input voltage of each terminal is limited to a maximum of  $\pm 320$  mV, when measuring voltage that is likely to exceed this range, you should input a voltage that has been voltage divided to less than  $\pm 320$  mV.

Fig. 4.12.4 Attenuator circuit when it exceeds ±320 mV



## (2) Differential voltage measurement

- Measurement terminal: AI0–AI1 and AI2–AI3
- Input voltage: Max. ±420 mV (GND reference)
- Voltage between terminals: Max. ±320 mV

In this mode, the A/D converter measures the voltage input between the terminals AI0 and AI1 or between the terminals AI2 and AI3. The AI0 or AI2 voltage levels are respectively input as the reference voltage of the integral AMP. As a result, the difference between the voltage level based on AI0 or AI2 and the voltage level of AI1 or AI3 is measured. The voltage between the terminals AI0 and AI1 and between the terminals AI2 and AI3 are limited to a maximum of  $\pm 320$  mV. However, even when the voltage between terminals is less than  $\pm 320$  mV, the voltage level based on the GND is limited to less than  $\pm 420$  mV with any terminal.



• Resistance for stabilization: It is unnecessary when the reference resistance is 10 k $\Omega$  or less. (10 k $\Omega$  to 30 k $\Omega$ )

In this mode, the A/D converter measures the resistance value by connecting elements as the follows:

- 1. Connects measured resistance such as a thermistor or other elements between AI2 and GND terminals or between AI3 and GND terminals
- 2. Connects a reference resistance where resistance value does not change due to such factors as the temperature between AI4 and AI2 terminals or between AI4 and AI3 terminals
- 3. Connects a resistance for stabilizing the AI4 output voltage between AI4 and GND terminals.

However, it is unnecessary to connect the resistance for stabilization when the reference resistance is 10 k $\Omega$  or less.



Fig. 4.12.6 Resistance measurement

Table 4.12.1 shows the analog input terminals to be used and measurement items and it specifies them by combinations of registers AIO-AI4 and registers AISO-AIS3.

Table 4.12.1 S	pecification	of the	analog	input	terminal	and	measurement	items
----------------	--------------	--------	--------	-------	----------	-----	-------------	-------

AIS3	AIS2	AIS1	AIS0	Al4	AI3	Al2	Al1	AI0	Measurement items
0	0	0	0	0	0	0	0	1	AI0 voltage measurement (GND reference)
0	0	0	0	0	0	0	1	0	AI1 voltage measurement (GND reference)
0	0	0	0	0	0	1	0	0	AI2 voltage measurement (GND reference)
0	0	0	0	0	1	0	0	0	AI3 voltage measurement (GND reference)
0	0	0	0	1	0	0	0	0	AI4 voltage measurement (GND reference)
0	0	0	1	0	0	0	1	1	AI1 differential voltage measurement (AI0 reference)
0	0	1	0	0	1	1	0	0	AI3 differential voltage measurement (AI2 reference)
0	1	0	0	1	0	1	0	0	AI2 resistance measurement (AI4 reference)
1	0	0	0	1	1	0	0	0	AI3 resistance measurement (AI4 reference)

Note: You should not use settings other than those in Table 4.12.1.

When measuring load (+ voltage) on the VDD side using a GND reference for voltage measurement and differential voltage measurement, you must set the load drive capacity of the middle electric potential generation circuit matched to that load.

## Reference voltage generation circuit

The A/D converter of the E0C6274 has a built-in reference voltage generation circuit and it generates a reference voltage VR1 for resistance measurement and a reference voltage VR2 for voltage measurement. VR1 and VR2 may also be adjusted from outside. Use of the external adjustment or the internal adjustment can be selected by the mask option.

In addition, VR1 can be impressed from outside.



Fig. 4.12.7 Reference voltage generation circuit configuration (internal adjustment mode)

## (1) Reference voltage VR1

The reference voltage VR1 is generated by the internal voltage regulation circuit and is used as the reference voltage for resistance measurement and for the creation of reference voltage for voltage measurement. The output voltage of VR1 and the temperature characteristics are as follows.

- Output voltage: -475.0 mV (GND reference, Typ.)
- Temperature characteristics: 150 ppm/°C (Typ.)

When the built-in VR1 is used, it is necessary to generate a reference voltage by writing "1" into the register VRON before doing A/D conversion. When not using the built-in VR1, you should turn the reference voltage generation circuit OFF by setting the VRON to "0" to reduce current consumption.

When the internal adjustment mode has been selected by the mask option, write "1" into the registers VRON and VRAON to turn the internal adjustment ON.

## (2) Reference voltage VR2

The VR2 is the reference voltage for voltage measurement and is created by voltage dividing VR1 by means of a resistance. The VR2 output voltage and error are as follows.

- Output voltage: -163.8 mV (GND reference, Typ.)
- Error: ±1.0% (during internal adjustment mode)

## (3) External adjustment for VR1 and VR2

When the external adjustment mode has been selected by the mask option, VR1 and VR2 can be adjusted from outside using external resistors. When adjusting externally, connect the resistance for adjustment as shown in Figure 4.12.8. Turn the internal adjustment OFF by setting the register VRAON to "0". You should set the VR1 and VR2 so that the result of measurement error of the A/D converter becomes a minimum value.



Fig. 4.12.8 External adjustment for VR1 andVR2

## (4) External impression on VR1

When a high precision voltage from a built-in reference voltage is necessary, you can impress an external voltage onto the VR1 terminal. In this case, select the external adjustment mode by the mask option.

You should set the voltage to be impressed on the VR1 terminal so that the result of measurement error of the A/D converter becomes a minimum value.

The voltage on the VSS side (negative) serves as the GND reference. When impressed from the outside, it is necessary to set the register VRON to "0" and to turn the built-in reference voltage generation circuit OFF. After an initial reset, the VRON is set to "0".



Fig. 4.12.9 External impression of VR1

## (5) VR and -VR generation circuit

This circuit generates a reference voltage that is output to the A/D converter for the reverse integration period (described hereafter). At the time of voltage measurement and differential voltage measurement, VR2 is output by this circuit as the reference voltage. At the time of resistance measurement it outputs VR1 the voltage obtained by the external attached resistance.

Since an analog input voltage and a reverse polarity reference voltage is necessary for A/D conversion, it accordingly creates the reference voltages of both polarities, VR and -VR.

## Middle electric potential (GND) generation circuit

As shown in Figure 4.12.10, it outputs an middle electric potential (GND) through the operational amplifier buffer that divides the source voltage impressed between VDDA–VSSA into 1/2 by means of a resistance. This GND becomes the reference potential of the A/D converter.



Fig. 4.12.10 Middle electric potential (GND) generation circuit configuration

The load drive by GND generated on the inside, presumes a load connection between GND and Vss.

When connecting a load between VDD and GND, it is necessary to change over the driving capacity through the software. This changeover is done as shown in Table 4.12.2 by registers GNDON1 and GNDON0. When a large driving capacity has been set using this function, the current consumption of the operational amplifier also increases to beyond the current consumption of the load, so you should be careful of this.

When the load becomes large, you should externally impress the middle electric potential as shown in Figure 4.12.11. In this case set the built-in middle electric potential generation circuit to OFF using the GNDON1 and GNDON0 registers.



Fig. 4.12.11 External impression of middle electric potential

Table 4.12.2 Control of the middle electric potential generation circuit

GNDON1	GNDON0	Middle electric potential generation circuit
0	0	OFF (external impression)
0	1	ON (VDD side load driving capacity – small)
1	0	ON (VDD side load driving capacity – medium)
1	1	ON (VDD side load driving capacity – large)

Refer to Chapter 7, "ELECTRICAL CHARACTERISTICS", for the specific values of the load driving capacities.

## Operation of the dual slope type A/D converter

Figure 4.12.12 shows the circuit diagram of the dual slope type A/ D converter built into E0C6274.



Fig. 4.12.12 Circuit diagram of A/D converter

This A/D converter performs A/D conversion according to the following three sequences.

- Auto zero adjustment period
- Input integration period
- Reference voltage reverse integration period

The respective periods become as shown in Table 4.12.3 when software (setting of register ADRS1 and ADRS0) is used to set the resolution and conversion time.

Table 4.12.3 Conversion time

3		10000	Popolution	Auto zero	Input	Reverse	Total
;	ADRSI	ADK30	Resolution	adjustment	integration	integration	time
	0	0	6,552 counts	200 msec	100 msec	200 msec	500 msec
	0	1	3,276 counts	100 msec	50 msec	100 msec	250 msec
	1	0	1,638 counts	50 msec	25 msec	50 msec	125 msec
	1	1	820 counts	25 msec	12.5 msec	25 msec	62.5 msec

Here below is provided an explanation of the operations in the respective period. Refer to Figure 4.12.13 for the output waveforms of each operational amplifier.



(1) Auto zero adjustment period

Auto zero adjustment is the sequence initially effected in order to compensate for error in the A/D conversion results, due to the offset voltage of the buffer AMP (BUF), the integral AMP (INT) and comparator (CMP).

The switch S1 in Figure 4.12.12 is connected on the GND at the beginning of this period and switches S2 and S3 go ON. Then switch S2 goes OFF, and voltage is charged into CAZ to correct the offset.

The auto zero adjustment period becomes the time counted for only the number of resolution counts that have specified the 32 kHz clock.

## (2) Input integration period

When the auto zero adjustment period terminates, start the integration of the input voltage by connecting switch S1 to the VIN side and turning switches S2 and S3 OFF. The input voltage of the integral AMP changes according to the time constant of the integral resistance RI and the condenser CI, and the waveform that indicated in Figure 4.12.13 is output by the integral AMP. The slope of this integral output waveform changes in proportion to the input voltage. The portion charged into the CAZ due to the previous auto zero adjustment is added to the input voltage of the integral AMP and negates the offset voltage. The input integration period becomes the time that has been counted for only 1/2 the number resolution counts that have specified the 32 kHz clock. The integral AMP output voltage Vint at the point where this time has elapsed is indicated by the following expression.

VIN: Input voltage

N: 1/2 of the resolution (count number) specified by the software Resolution N

6,552	3,276
3,276	1,638
1,638	819
820	410

T: OSC1 clock cycle 1/32,768 (sec)

CI: Integrating capacity

RI: Integrating resistance

## (3) Reference voltage reverse integration period

When the input integration period is completed, the reference voltage causes it to shift to the reverse integration period. The switch S1 is connected to the VR or -VR side and switches S2 and S3 go OFF.

The side of opposite polarity to the input voltage that effected the integration in step (2) is selected for the polarity of the reference voltage VR.

- When the input voltage VIN is positive: Switch S1 connects to the -VR side
- When the input voltage VIN is negative: Switch S1 connects to the VR side

For this purpose, the polarity of the input voltage is checked by a comparator for the input integration period, and which of the polarities to be used is selected in advance.

At the same time as it begins the reverse integration by the reference voltage, the dual slope counter begins the count-up by the 32 kHz clock. The content of this counter is reset to the input integration period and hence counts up from "0".

Reverse integration continues until the comparator detects that the output of the integral AMP has become "0" and at that point the dual slope counter stops, then shifts to the next A/D conversion sequence (auto zero adjustment period).

Since the slope of the reverse integral waveform is fixed, the counter value according to the integral result of the input voltage in step (2) is obtained from the dual slope counter. The counter value n at this time is indicated by the following expression.

0 = Vint - (-VR \* n \* T / CI \* RI) (Expression 4.12.2)

According to Expression 4.12.1 and Expression 4.12.2, it becomes

$$n = VIN * N / VR$$
 (Expression 4.12.3)

The value of the input voltage is determined by reading and processing this value using software.

$$VIN = n * VR / N$$
 (Expression 4.12.4)

The reference voltage reverse integration period shown in Table 4.12.3 is the time for counting the full scale and, actually, the A/D conversions is completed at the point where the output of the integral AMP has become "0".

#### (4) Circuit related differences due to measurement items

The A/D conversion sequence does not differ depending on the items selected. It responds to the respective selected items by partially changing over the circuit.

#### Voltage measurement mode

For voltage measurement, the GND level is added to the noninverted input of the integral AMP and the specified analog input is A/D converted as opposite the GND level.

VR2 is used for the reference voltage VR. (Calculate as VR = 163.8 mV.)

#### • Differential voltage measurement mode

For differential voltage measurement, the input level of AIO (for AI1–AIO measurement) or the input level of AI2 (for AI3–AI2 measurement) is added to the non-inverted input of the integral AMP and the specified analog input of AI1 or AI3 is respectively A/D converted as the opposite AI0 or opposite AI2 level. VR2 is used for the reference voltage VR. (Calculate as VR = 163.8 mV.)





Fig. 4.12.14 Circuit diagram at the time of differential voltage measurement

#### • Resistance measurement mode

At the time of resistance measurement, the non-inverted input of the integral AMP is set to the GND level.

As shown in Figure 4.12.15, a voltage drop of the reference resistance is obtained as the reference voltage at the time of resistance measurement by impressing a VR1 voltage from the AI4 terminal onto the reference resistance connected between the AI4–AI3 (or AI2) terminals. You can obtain an A/D conversion value according to the resistance value by A/D conversion of the voltage generated by the measured resistance connected between AI3 (or AI2) and GND, using the reference voltage generated by the reference resistance, VR.

For this reason, even when the resistance value of the measured resistance has been changed to the maximum/minimum, you should adjust the resistance, such that the voltage that is input into the A/D converter does not exceed  $\pm 320$  mV (GND reference). When using an internally generated VR1, a resistance should be used such that the resistance variation range is within a maximum:minimum of 4:1 and this condition is met by setting the reference resistance at 1/2 of the resistance variation range of the measured resistance.

However, you should configure the circuit such that the reference resistance becomes 1 k $\Omega$  to 1 M $\Omega$ . Also be careful of these conditions when externally impressing VR1.

When the measured resistance has been made R and the reference resistance has been made Rref, the voltage VIN input into the A/D converter and the reference voltage VR are expressed by the following expressions.

$$VIN = VR1 * R / (R + Rref)$$
(Expression 4.12.5)  
$$VR = VR1 * Rref / (R + Rref)$$
(Expression 4.12.6)

According to the Expressions 4.12.4, 4.12.5 and 4.12.6, it becomes

$$R = n * Rref / N$$

(Expression 4.12.7)



## A/D conversion and interrupt

Here we will explain about the control and interrupt of the A/D conversion and reading of data.

Before beginning A/D conversion, it is necessary to set the analog input terminal and measurement items explained previously and set the reference voltage generation circuit and middle electric potential generation circuit.

## (1) Turning A/D converter ON/OFF

The power supply to the circuit of the A/D converter is normally kept OFF, in order to reduce current consumption. The A/D converter starts when "1" is written into the register ADON and continues to operate until a "0" has been written. It terminates A/D conversion when a "0" has been written into the ADON and the circuit also goes OFF.

The ADON can be read and is "1" while the circuit is operating and is "0" when it is stopped.

When "1" is written into the ADON, it resets the dual slope counter to "0" and executes the A/D conversion sequence from auto zero adjustment. Writing "1" into ADON is also effective during A/D conversion and it terminates the sequence during the current execution and starts a new A/D conversion sequence.



## (2) A/D interrupt

When it terminates the integration of the analog input and starts the reverse integration according to the reference voltage, the dual slope counter is counted up from "0". At the point where the integral AMP output due to the reverse integration has crossed "0", the count stops and the data of the dual slope counter is latched. When the reverse integration period has terminates, the A/D interrupt factor flag IAD is set to "1" and an interrupt occurs. The A/D interrupt can also be masked by writing a "0" into the interrupt mask register EIAD. When EIAD is set to "1", an interrupt occurs.

The interrupt factor flag IAD is set to "1" when the reverse integration period has terminates, regardless of the setting of the interrupt mask register and is reset to "0" by reading.

## (3) Wait time for A/D conversion

To perform a stable A/D conversion, the following wait times are necessary.

## • In the case of voltage measurement mode and differential voltage measurement mode

Take 300 msec or more wait time from the beginning of the reference voltage VR1 generation or impressing from outside to the end of an input integration period. (Satisfy the regulation time by delaying the timing of the A/D converter ON.)

### • Resistance measurement mode

Take a time that is calculated by the following expression or more from turning the A/D converter ON to the end of the input integration period. (The A/D converted data until the calculated time has passed is invalid.)

 $10 \times 0.1 \ \mu\text{F}$  (capacitance for VR, -VR generation circuit)  $\times$  R (Rref + 130 k $\Omega$ )

## (4) Reading of the A/D conversion result

The dual slope counter is a 13-bit binary counter and is counted up from "0" to the reverse integration period. The result that has been counted is latched upon completion of the reverse integration period and the data from that latch can be read. This data ADO-AD12 is allocated to the address F7H–FAH. The register ADP that indicates the polarity of the analog input voltage is allocated to FAH, in addition to the AD12 (MSB of the data).

When the analog input is positive (+) the ADP becomes "1" and when it is negative (-) it becomes "0".

The latched data is effective until the next A/D conversion is completed and it is necessary to read up to that point. Basically you should process the read processing by the A/D interrupt. Moreover, you should read the data in order of  $F7H \rightarrow F8H \rightarrow F9H \rightarrow FAH$  from the lower side. This is due to the following reason. When the following A/D conversion terminates during data reading, the latched data is just rewritten. For this reason, the IDR bit is set into the address FBH, so that it can decide whether the data read is effective or invalid, by reading the IDR bit following the reading of data. When the reading of the data in the above sequence has been completed prior to the termination of the next A/D conversion, the IDR becomes "0", indicating that the data is effective. When the following A/D conversion has been terminated and the latch rewritten before the reading terminates, the IDR becomes "1", indicating that the data is invalid.

The circuit that sets this IDR decides whether the data has been read and the reading terminated by the above mentioned data read address. Consequently, you should read the data in the above mentioned sequence and then decide whether the data is effective or invalid by reading the IDR. Take care that conversion data may sometime become invalid by turning the A/D converter OFF (including resetting). In this case, as it is "0" the IDR is not set. When reading data after turning the A/D converter OFF, the A/D converter should be OFF in the period from an interrupt generation to the beginning of a reverse integration.

You should process the read data using software, such that is becomes the object volume.

The voltage value (voltage measurement and differential voltage measurement) and resistance value (resistance measurement) for each count of read data becomes as follows according to the resolution.

<b>Resolution</b>	Voltage value for each count	Resistance value for each count
6,552	50 µV (163.8 mV/3,276)	Rref / 3,276
3,276	100 µV (163.8 mV/1,638)	Rref / 1,638
1,638	200 µV (163.8 mV/819)	Rref / 819
820	400 μV (163.8 mV/410)	Rref / 410

Correction is necessary when inputting voltage through the attenuator circuit. When A/D conversion is done by connecting a sensor or the like, it will have individual sensor characteristics between the sensor detection volume and the voltage or the resistance, so you should use software to do the conversion according to those characteristics.

Figure 4.12.17 shows a flow chart of the data conversion and data reading and Figure 4.12.18 shows a timing chart for the A/D conversion.

#### CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (A/D Converter)



A/D conversion



Fig. 4.12.18 A/D conversion timing chart

## Control of the A/D Table 4.12.4 shows the A/D converter control bit and its address. converter

Table 4.12.4 Control bits of A/D converter

Address		Reg	ister		Commont				Commont
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0		0 *5	- *2			Unused
0.011	0	0	0	IAD	0 *5	- *2			Unused
C4H					0 *5	- *2			Unused
		1	ĸ		IAD *4	0	Yes	No	Interrupt factor flag (A/D converter)
	0	FIAD	FICIO	FIDT	0 *5	*2			Unused
0.011	0	EIAD	EISIO	EIPT	EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
C8H			5.4.4		EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	R		R/W		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
		ONDONO	VELON	VEON	GNDON1	0			GND circuit On/Off and mode selection
	GNDONT	GNDONO	VRAON	VRON	GNDON0	0			0: Off, 1: On1, 2: On2, 3: On3 *6
F0H					VRAON	0	On	Off	VR output voltage adjustment On/Off
		R	Ŵ		VRON	0	On	Off	VR circuit On/Off
					0 *5	- *2			Unused
	0	0	ADRS1	ADRS0	0 *5	- *2			Unused
F3H					ADRS1	0			☐ A/D converter resolution selection
	1	2	R	/W	ADRS0	0			0: 6400, 1: 3200, 2: 1600, 3: 800
					AIS3	0	Resistor	V(to GND)	AI4/AI3 mode selection
	AIS3	AIS2	AIS1	AIS0	AIS2	0	Resistor	V(to GND)	AI4/AI2 mode selection
F4H					ΔΙS1	0	Differ V	V(to GND)	AI3/AI2 mode selection
		R/	W			0	Differ V	V(to GND)	A11/AI0 mode selection
F5H						0	On	Off	Analog input terminal AI3 On/Off
	AI3 AI	AI2	Al1	AI0	A12	0	On	Off	Analog input terminal AI2 On/Off
						0	On	Off	Analog input terminal AII On/Off
		R	/W			0	On	Off	Analog input terminal AIO On/Off
		1				0	On	Off	A /D converter clear and On/Off
	ADON	0	0	Al4	ADUN 0 *5	*2		UII	Linused
F6H					0 *5	= 2			Unused
	R/W R R/W				- 2	On	Off	Analog input terminal AI4 On/Off	
					AI4	0		Ull	Analog input terminal A14 Oil/OII
	AD3	AD2	AD1	AD0	AD3	0			
F7H					AD2	0			A/D converter count data
		F	2		ADI	0			LOD
					ADU	0			- LSB
	AD7	AD6	AD5	AD4	AD/	0			
F8H					AD6	0			A/D converter count data
		I	R		AD5	0			
					AD4	0			
	AD11	AD10	AD9	AD8	AD11	0			
F9H					AD10	0			A/D converter count data
		I	2		AD9	0			
					AD8	0			
	0	0	ADP	AD12	0 *5	- *2			Unused
FAH					0 *5	- *2			Unused
			R		ADP	0	(+)	(-)	Input voltage polarity
		1			AD12	0			A/D converter count data (MSB)
	0	0	0	IDR	0 *5	- *2			Unused
FBH					0 *5	- *2			Unused
		F	२		0 *5	- *2			Unused
					IDR	0	Invalid	Valid	Reading data status

\*1 Initial value at the time of initial reset \*2 Not set in the circuit \*5 Constantly "0" when being read

\*6 Refer to main manual

\*3 Undefined

\*4 Reset (0) immediately after being read

\*7 Page switching in I/O memory is not necessary

## GNDON0, GNDON1: 0 GND generation circuit control 1 (F0H•D3, D2)

Control the middle elect	ric potential	generation	circuit as	shown	in
Table 4.12.5.					

GNDON1	GNDON0	Middle electric potential generation circuit
0	0	OFF (external impression)
0	1	ON (VDD side load driving capacity - small)
1	0	ON (VDD side load driving capacity - medium)
1	1	ON (VDD side load driving capacity - large)

Table 4.12.5 Control of the middle electric potential generation circuit

> When the externally impressing the GND level, set it to OFF and when using a built-in middle electric potential generation circuit set it according to the load connected to the VDD side.

When not using an A/D converter, set the circuit to OFF to reduce current consumption.

At initial reset, these registers are set to "0".

VRON: Controls the reference voltage generation circuit.

Reference voltage generation circuit control (F0H•D0)

When "1" is written: ON When "0" is written: OFF Reading: Valid

The built-in reference voltage generation circuit goes ON when "1" is written into the VRON and goes OFF when "0" is written into it. When the circuit goes ON, it generate VR1 for resistance measurement and VR2 for voltage measurement.

When the externally impressing the reference voltage VR1, set it to OFF.

Also, when an A/D converter is not used, you should set the circuit to OFF so as to reduce current consumption. At initial reset, this register is set to "0".

VRAON:	Turns the internal adjustment of the reference voltage ON and
Reference voltage internal	OFF.
adjustment control (F0H•D1)	When "1" is written: ON When "0" is written: OFF
	Reading: Valid

Internal adjustment of the reference voltage is done by writing "1" into the VRAON. When no external adjustment is done using a built-in reference voltage generation circuit, you should turn the internal adjustment ON.

When doing the adjustment from the outside, turn the internal adjustment OFF.

At initial reset, this register is set to "0".

Resolution selection	ADRS1	ADRS0	Resolution	Conversion time
(F3H•D0, D1)	0	0	6,552 counts	500 msec
	0	1	3,276 counts	250 msec
Table 4.12.6	1	0	1,638 counts	125 msec
Resolution selection	1	1	820 counts	62.5 msec

ADRS0, ADRS1: Selects the A/D conversion resolution (number of counts).

At initial reset, these registers are set to "0".

AIS0–AIS3, AI0–AI4: Measurement items selection, Analog input terminal selection (F4H•D0–D3), (F5H, F6H•D0)

## : Selects the measurement item and terminal that does the analog , input, by a combination of these registers.

Table 4.12.7 Specification of the analog input terminal and measurement items

AIS3	AIS2	AIS1	AIS0	Al4	AI3	Al2	Al1	AI0	Measurement items
0	0	0	0	0	0	0	0	1	AI0 voltage measurement (GND reference)
0	0	0	0	0	0	0	1	0	AI1 voltage measurement (GND reference)
0	0	0	0	0	0	1	0	0	AI2 voltage measurement (GND reference)
0	0	0	0	0	1	0	0	0	AI3 voltage measurement (GND reference)
0	0	0	0	1	0	0	0	0	AI4 voltage measurement (GND reference)
0	0	0	1	0	0	0	1	1	AI1 differential voltage measurement (AI0 reference)
0	0	1	0	0	1	1	0	0	AI3 differential voltage measurement (AI2 reference)
0	1	0	0	1	0	1	0	0	AI2 resistance measurement (AI4 reference)
1	0	0	0	1	1	0	0	0	AI3 resistance measurement (AI4 reference)

One combination can be selected from within Table 4.12.7. Do not set a value other than those indicated in Table 4.12.7. At initial reset, these registers are set to "0".

ADON:

A/D converter control (F6H•D3) Turns the A/D converter ON/OFF and resets it. When "1" is written: ON and reset

When "1" is written: ON and rese When "0" is written: OFF Reading: Valid

When the A/D converter is in the stop status, the A/D converter goes ON and starts A/D conversion by writing "1" into the ADON. When it writes "1" into the ADON during the A/D conversion operation, it then stops the A/D conversion cycle and shifts to a new A/D conversion (from auto zero adjustment) cycle. It terminates the A/D conversion at the point where it writes "0" into the ADON and turns the A/D converter circuit OFF. You should set the A/D converter to OFF when it is not necessary, in order to reduce current consumption. At initial reset, this register is set to "0".

AD0–AD12: A/D conversion data (F7H, F8H, F9H, FAH•D0)	The A/D conversion result counted by the dual slope counter is binary data. This data is effective from the time when the reverse integration period has terminated (when an interrupt has been generated) until the next reverse integration period has been terminated and during this time it reads in the order of the address $F7H \rightarrow F8H \rightarrow F9H \rightarrow FAH$ . At initial reset, these data is set to "0".
ADP: Input voltage polarity (FAH•D1)	Indicates the polarity of the analog input voltage. When "1" is read: Positive (+) When "0" is read: Negative (-) Writing: Invalid When the A/D converted analog input voltage is positive (+), the ADP becomes "1" and when it is negative (-), it becomes "0". At initial reset, the ADP is set to "0".
IDR: Read data status (FBH•D0)	Indicates whether the data that has been read is effective or invalid. When "1" is read: Data invalid When "0" is read: Data effective Writing: Invalid
EIAD: Interrupt mask register	It can decide whether the data that has been read is effective or invalid by reading the IDR after data has been read. When the reading of the data has completed before the next A/D conversion terminates, the IDR is set to "1" to indicate data invalid, so that the data will be rewritten. An IDR that has been set to "1" is reset to "0" by reading. At initial reset, the IDR is set to "0". Select whether to mask interrupt with the A/D converter.
(C8H•D2)	When "1" is written: Enable When "0" is written: Mask Reading: Valid The A/D interrupt is permitted when "1" is written in the EIAD. When "0" is written, interrupt is masked. At initial reset, this register is set to "0".

IAD:	This flag indicates interrupt caused by the A/D converter.				
Interrupt factor flag (C4H•D0)	When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred Writing: Invalid				
	From the status of this flag, the software can decide whether an A/ D interrupt has occurred. This flag is reset when the software has read it. Reading of interrupt factor flag is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated. At initial reset, this flag is set to "0".				
Programming notes	(1) To reduce current consumption, set the reference voltage generation circuit, the middle electric potential generation circuit and the A/D converter to OFF when it is not necessary.				
	(2) Do not fail to select the correct combinations for the analog input terminal and measurement items. (Refer to Table 4.12.1)				
	(3) To perform a stable A/D conversion, secure the decided wait time.				
	(4) Be sure to check whether the data is effective or invalid by reading the A/D conversion data in the order F7H $\rightarrow$ F8H $\rightarrow$ F9H $\rightarrow$ FAH and immediately thereafter reading the IDR (FBH).				
	(5) When reading data after turning the A/D converter OFF, the A/ D converter should be OFF in the period from an interrupt generation to the beginning of a reverse integration.				
	(6) When the A/D converter is reset or turned OFF, the interrupt factor flag (IAD) may sometimes be set to "1". Consequently, read the flag (reset the flag) as necessary at reset or at the turning OFF.				
	(7) Write the interrupt mask register (EIAD) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.				
	<ul><li>(8) Reading of interrupt factor flag is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated.</li></ul>				
## 4.13 General-purpose Operation Amplifier (AMP)

# Configuration of AMP circuit

The E0C6274 has an MOS input general-purpose operation amplifier built into two channels (AMP0 and AMP1). The respective AMP, which has two differential input terminals (inverted input terminal AIM, noninverted input terminal AIP) and output terminal (AOUT), can be used for general purposes. When using this circuit as a general-purpose operational amplifier, make sure that the output voltage does not exceed VDDA. In addition, use within the permitted range of the operating conditions on page I-128.

Figure 4.13.1 shows the configuration of the AMP circuit.



Fig. 4.13.1 Configuration of AMP circuit

# Operation of AMP circuit

#### (1) AMP circuit ON/OFF control

The AMP circuit AMP0 and AMP1 ON/OFF are controlled by register AMPON0 and AMPON1, respectively. Writing "1" to the register turns ON the AMP circuit, and writing "0" turns OFF the circuit. Because the power current consumption of the IC becomes big when the AMP circuit is turned ON, set the AMP circuit to OFF unless otherwise necessary.

A waiting time of at least 3 msec is required for the AMP circuit to become stable after its power is turned ON.

#### (2) AMP output

The outputs of AMP0 and AMP1 are output to outside through AOUT0 and AOUT1 terminals, respectively. When the AMP circuit is used in such a way that the comparator output takes binary form ("0" or "1"), the output data can be read through register AMPDT0 (AMP0 output data) or AMPDT1 (AMP1 output data).

When the AMP circuit is OFF (when AMPON0 or AMPON1 is set to "0"), AOUT0/AOUT1 shift into a high-impedance status and the read data AMPDT0/AMPDT1 goes "0".

# Control of AMP circuit

Table 4.13.1 lists the analog comparator control bits and their addresses.

Table 4.13.1 C	Control bits	of AMP	circuit
----------------	--------------	--------	---------

Address		Reg	ister						Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	AMPON1	AMPONO	0 *5	- *2			Unused
F1H					0 *5	- *2			Unused
	1	R	R	W	AMPON1	0	On	On	AMP1 On/Off
						0	On	On	AMP0 On/Off
	0	0	AMPDT1	AMPDT0	0 *5	- *2 *2			Unused
F2H					0 *5 AMDDT1	- *2	High	Low	AMP1 output data
			R			0	High	Low	AMPO output data
¥1 T '.'	1 1		<u>c</u> :	•.• •		***	g	1	
*1 Initia	*1 Initial value at the time of initial reset *5 Constantly "0" when being read					when being read			
*2 NOUS	set in the	e circuit				*0 K *7 F	to .	main ma	
*3 Unde	efined	1	1 6 1		. 1	*/ F	age swi	tching i	n I/O memory is not necessary
*4 Rese	t (0) im	mediate	ly after	being re	ad				
AMP	ONO. A		11: Sw	itches	the AM	1P circ	uit ON	and C	OFF.
AMF	<sup>o</sup> circuit	ON/O	FF			• • •			
7 (1911	(F1F		)1)	When	"1" is w	vritten	: The	AMP ci	ircuit goes ON
	(F1H•D0, D1) When "0" is written: The AMP circuit goes OFF								
	Reading: Valid								
			ть			1) oiro	uit do		when "1" is written to AMDONO
	(AMPON1) and OFF when "0" is written								
			(AMPON1), and OFF when "0" is written.						
			At	initial	reset, t	these r	egister	rs are s	set to "0".
AMPDT0, AMPDT1: Rea AMP data		ads ou	t the o	utput	from tl	he AMI	P circuit.		
		ata	Wb	on "1" i	s road	· High			
	(F2H•D0, D1)		)1)		on "0" +	a mood	. Ingli		
				When U IS read: LOW Writing, Involid					
					Writing: Invalid				
	AMPDTO (AMPDT1) is "1" when the output level of AMPO (AMP1)					output level of AMP0 (AMP1)			
	circuit is				ruit is high and "0" when the output level is low				
	CIFCUIT IS			cut is high, and 0 when the output level is low.					
			At	mual	reset, I			AWITL	
aramm	nina r	notes	(1)	To rec	luce current consumption, set the AMP circuit to OFF				
granni	in g i	10103	,	when	it is no	t nece	ssary.		
			(2)	After	setting	AMP c	ircuit	turns	ON, wait at least 3 msec for the
				operation of the AMP circuit to stabilize before using the output					
				of the AMP circuit.					

## 4.14 SVD (Supply Voltage Detection) Circuit

# Configuration of SVD circuit

The EOC6274 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. Turning the SVD circuit ON/OFF and the SVD criteria voltage setting can be controlled through the software. Figure 4.14.1 shows the configuration of the SVD circuit.



Fig. 4.14.1 Configuration of the SVD circuit

#### SVD operation

The SVD circuit compares the criteria voltage set by the software and the supply voltage (VDDA-VSSA) and sets its results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be set for the four types shown in Table 4.14.1 by SVDS0 and SCDS1.

Table 4.14.1	SVD1	SVD0	Criteria voltage
Criteria voltage setting	0	0	2.6 V
	0	1	2.5 V
	1	0	2.4 V
	1	1	23V

Set it to match the specifications, such as batteries, to be used. When the A/D converter is used, a supply voltage of 2.4 V or more is necessary for its operation. In this case, you should set the criteria voltage to 2.5 V or 2.6 V.

When SVDON is set to "1", source voltage detection by the SVD circuit is executed. As soon as SVDON is reset to "0", the result is loaded to in the SVDDT register and SVD circuit goes OFF.

To obtain a stable SVD detection result, the SVD circuit must be on for at least  $100 \mu$ sec. So, to obtain the SVD detection result, follow the programming sequence below.

- ① Set SVDON to "1"
- 2 Maintain for 100 µsec minimum
- 3 Set SVDON to "0"
- ④ Read SVDDT

However, when foSC1 is selected for CPU system clock, the instruction cycles are long enough, so there is no need to worry about maintaining 100  $\mu$ sec for SVDON = "1" in the software. When SVD is on, the IC draws a large current, so keep SVD off unless it is.

# Control of SVD circuit

Table 4.14.2 shows the control bits and their addresses for the SVD circuit.

Table 4.14.2 Control bits for SVD circuit

Address		Reg	ister						Comment		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	SVDS1	SVDS0	SVDDT	SVDON	SVDS1	0			SVD criteria voltage setting		
- EEU	30031	37030	30001	37001	SVDS0	0			0: 2.6 V, 1: 2.5 V, 2: 2.4 V, 3: 2.3 V		
ггп					SCDDT	0	Low	Normal	Supply voltage evaluation data		
	rt/	vv	ĸ	FC/ VV	SCDON	0	On	Off	SVD circuit On/Off		

\*1 Initial value at the time of initial reset

\*4 Reset (0) immediately after being read

\*2 Not set in the circuit

\*3 Undefined

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

#### SVDS0, SVDS1: Criteria voltage for SVD is set as shown in Table 4.14.3.

SVD criteria voltage setting	
(FFH•D2, D3)	

SVD1	SVD0	Criteria voltage
0	0	2.6 V
0	1	2.5 V
1	0	2.4 V
1	1	2.3 V

Table 4.14.3 Criteria voltage setting

At initial reset, these registers are set to "0".

SVDON: Turns the SVD circuit ON and OFF.

SVD ON/OFF (FFH•D0)

When "1" is written: SVD circuit ON When "0" is written: SVD circuit OFF Reading: Valid

When SVDON is set to "1", source voltage detection by the SVD circuit is executed. As soon as SVDON is reset to "0", the result is loaded to in the SVDDT register. To obtain a stable SVD detection result, the SVD circuit must be on for at least 100  $\mu$ sec. At initial reset, this register is set to "0".

SVDDT:	This is the result of supply voltage detection.				
SVD data (FFH•D1)	When "0" is read: Supply voltage (VDDA-VSSA) ≥ Criteria voltage When "1" is read: Supply voltage (VDDA-VSSA) < Criteria voltage Writing: Invalid				
	The result of supply voltage detection at time of SVDON is set to "0" can be read from this register. At initial reset, SVDDT is set to "0".				
Programming notes	1) To obtain a stable SVD detection result, the SVD circuit must be on for at least $100 \mu sec.$ So, to obtain the SVD detection result, follow the programming sequence below.				
	<ol> <li>Set SVDON to "1"</li> <li>Maintain for 100 µsec minimum</li> <li>Set SVDON to "0"</li> <li>Read SVDDT</li> </ol>				
	However, when fOSC1 is selected for CPU system clock, the instruction cycles are long enough, so there is no need to worry about maintaining 100 $\mu$ sec for SVDON = "1" in the software.				
	(2) The SVD circuit should normally be turned OFF as the con-				

sumption current of the IC becomes large when it is ON.

## 4.15 Interrupt and HALT/SLEEP

#### <Interrupt types>

The E0C6274 provides the following interrupt settings, each of which is maskable.

External interrupt:	• Input interrupt (2 system)
Internal interrupt:	• Timer interrupt (4 system)
	<ul> <li>Stopwatch interrupt (2 system)</li> </ul>
	• Programmable timer interrupt (1 system)
	<ul> <li>Serial interface interrupt (1 system)</li> </ul>
	• A/D converter interrupt (1 system)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

Figure 4.15.1 shows the configuration of the interrupt circuit.

#### <HALT and SLEEP>

The E0C6274 has HALT and SLEEP functions that considerably reduce the current consumption when it is not necessary.

The CPU enters the HALT status when the HALT instruction is executed.

In the HALT status, the operation of the CPU is stopped. However, the oscillation circuit operates. Reactivating the CPU from the HALT status is done by generating an interrupt request. When it does not reactivate upon an interrupt request, the watchdog timer will cause it to restart from the initial reset status.

When shifted into the SLEEP as the result of a SLEEP instruction, the operation of the CPU is stopped, the same as for the HALT status, and the oscillation circuit also stops.

Reactivation from the SLEEP status can only be done by generation of K10 input interrupt request. Consequently, when it shifts to the SLEEP status, you must invariably set the K10 interrupt to enable. When the SLEEP status is canceled by a K10 input interrupt, wait for oscillation to stabilize, then restart the CPU operation.

When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.

Refer to the "E0C6200/6200A Core CPU Manual" for transition to the HALT/SLEEP status and timing of its cancellation.



|--|

Table 4.15.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors.

The CPU operation is interrupted when any of the conditions below set an interrupt factor flag to "1".

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is a read-only register, but can be reset to "0" when the register data is read out.

At initial reset, the interrupt factor flags are reset to "0".

Table 4.15.1 Interrupt factors

Interrupt factor	Interrup	t factor flag
Clock timer 1 Hz falling edge	IT1	(C6H•D3)
Clock timer 2 Hz falling edge	IT2	(C6H•D2)
Clock timer 8 Hz falling edge	IT8	(C6H•D1)
Clock timer 32 Hz falling edge	IT32	(C6H•D0)
Stopwatch timer 1 Hz falling edge	ISW1	(C5H•D1)
Stopwatch timer 10 Hz falling edge	ISW0	(C5H•D0)
A/D converter		
reverse integration has completed	IAD	(C4H•D0)
Input data (K00–K03)		
rising or falling edge	IK0	(C3H•D0)
Input data (K10)		
rising or falling edge	IK1	(C2H•D0)
Serial interface		
data (8 bits) input/output has completed	ISIO	(C1H•D0)
Programmable timer		
counter = 0	IPT	(C0H•D0)

**Note:** Reading of interrupt factor flags is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

The interrupt factor flags can be masked by the corresponding interrupt mask registers.
The interrupt mask registers are read/write registers. They are
enabled (interrupt authorized) when "1" is written to them, and
masked (interrupt inhibited) when 0 is written to them.
At initial reset, the interrupt mask register is set to "0".
Table 4.15.2 shows the correspondence between interrupt mask
registers and interrupt factor flags.
Interrupt mask register Interrupt factor flag

Interrupt mask registers and interrupt factor flags

Interrupt r	nask register	Interrupt factor flag	
EIT1	(CCH•D3)	IT1	(C6H•D3)
EIT2	(CCH•D2)	IT2	(C6H•D2)
EIT8	(CCH•D1)	IT8	(C6H•D1)
EIT32	(CCH•D0)	IT32	(C6H•D0)
EISW1	(CBH•D1)	ISW1	(C5H•D1)
EISW0	(CBH•D0)	ISW0	(C5H•D0)
EIAD	(C8H•D2)	IAD	(C4H•D0)
EIK0	(C9H•D0)	IK0	(C3H•D0)
EIK1	(C9H•D1)	IK1	(C2H•D0)
EISIO	(C8H•D1)	ISIO	(C1H•D0)
EIPT	(C8H•D0)	IPT	(C0H•D0)

**Note:** Write the interrupt mask register only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.

Interrupt vector	When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is termi- nated, the interrupt processing is executed in the following order.						
	① The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).						
	② The interrupt request causes the value of the interrupt (page 1, 02H–0FH) to be set in the program counter.						
	<b>③</b> The program at the specified address is executed (execution of interrupt processing routine by software).						
	Table 4 interru	Table 4.15.3 shows the correspondence of interrupt requests and interrupt vectors.					
Note:	The pro	ocessing in ① and	2 above take 12 cycles	of the CPU sys	stem clock.		
Table 4.15.3		Interrupt vector	Interrupt request	Priority			
Interrupt request and interrupt		102H	Clock timer	Low			
vectors		104H	Stopwatch timer	1 ↑			
		106H	A/D converter				
		108H	K00–K03 input				
		10AH	K10 input				
		10CH	Serial interface	] ↓			
		10EH	Programmable timer	High			

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

#### Control of interrupt

## Tables 4.15.4(a) and (b) show the interrupt control bits and their addresses.

Address		Reg	ister						Comment		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	0	0	0	IDT	0 *5	- *2			Unused		
0011	0	0	0	IPT	0 *5	- *2			Unused		
COH					0 *5	- *2			Unused		
		R		IPT *4	0	Yes	No	Interrupt factor flag (programmable timer)			
				1010	0 *5	- *2			Unused		
	0	0	0	1510	0 *5	- *2			Unused		
C1H			-		0 *5	- *2			Unused		
		l	R		ISIO *4	0	Yes	No	Interrupt factor flag (serial interface)		
			_	11/4	0 *5	- *2			Unused		
0.011	0	0	0	IKI	0 *5	- *2			Unused		
C2H			-		0 *5	- *2			Unused		
			R		IK1 *4	0	Yes	No	Interrupt factor flag (K10)		
					0 *5	- *2			Unused		
	0	0	0	IKU	0 *5	- *2			Unused		
СЗН			_		0 *5	- *2			Unused		
	R			IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)			
					0 *5	- *2			Unused		
	0	0	0	IAD	0 *5	- *2			Unused		
C4H					0 *5	- *2			Unused		
	R				IAD *4	0	Yes	No	Interrupt factor flag (A/D converter)		
	0	0	10141	1014/0	0 *5	- *2			Unused		
0511	0	0	15101	15W0	0 *5	- *2			Unused		
С5Н						0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)		
	R			ISW0*4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)			
	171	ITO	ITO	1722	IT1 *4	0	Yes	No	Interrupt factor flag (clock timer 1 Hz)		
0011		112	118	1132	IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)		
С6Н			D		IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)		
			ĸ			0	Yes	No	Interrupt factor flag (clock timer 32 Hz)		
	0	EIAD	FISIO	EIDT	0 *5	*2			Unused		
COLL	0	EIAD	EISIO	EIPT	EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)		
Con	D				EISIO	0	Enable	Mask	Interrupt mask register (serial interface)		
	ĸ		K/W		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)		
	0	0	EIV1	EIKO	0 *5	- *2			Unused		
0011	0	0	LIKI	LIKU	0 *5	- *2			Unused		
Cau		n		AA/	EIK1	0	Enable	Mask	Interrupt mask register (K10)		
		к	ĸ	/ • •	EIK0	0	Enable	Mask	Interrupt mask register (K00-K03)		
	SIKUS	SIKUD	CIV01	SIKOO	SIK03	0	Enable	Disable	Interrupt selection register (K03)		
0.111	SIKUS	SIKUZ	SIKUT	SIKUU	SIK02	0	Enable	Disable	Interrupt selection register (K02)		
САП		р	AM		SIK01	0	Enable	Disable	Interrupt selection register (K01)		
		ĸ	/ VV		SIK00	0	Enable	Disable	Interrupt selection register (K00)		
	0	0	FISW/1	FISWO	0 *5	- *2			Unused		
СРЦ		U		1300	0 *5	- *2			Unused		
СВП			П	<u></u>	EISW1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)		
	'	n.	K K	/ 11	EISWO	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)		

Table 4.15.4(a) Control bits of interrupt (1)

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

Address	Register							Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	EIT1	EIT2	EIT8	EIT32	EIT1	0	Enable	Mask	Interrupt mask register (clock timer 1 Hz)
ССН				EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)	
		R	/W		EIT32	0	Enable	Mask	Interrupt mask register (clock timer 8 HZ)
					DFK03	1		Mask f	
D2H	DFK02	DFK01	DFK00	DFK02	1		Ē	Y	
			DFK01	1	-	F	Input comparison register (K00–K03)		
		ĸ			DFK00	1	-	f	
	0	0	0	DFK10	0 *5	- *2			Unused
D3H					0 *5	- *2			Unused
		R		R/W	0 *5	- *2 1		<b>F</b>	Unused
¥1 T '.'	1 1		<u> </u>	•.• 1		۱ ۳ <i>۳ ۲</i>			
*1 Initia	al value	at the th	me of in	itial res	et	*50	Constant	tly "0" v	when being read
*2 Not s	set in the	e circuit				*0 h *7 r	kefer to	main m	anual
*3 Unde	$t_{(0)}$		I	L	I	*/ F	age swi	itching i	n I/O memory is not necessary
*4 Kese	t (0) 1m	mediate	ly after	being re	ad				
EIT32, E IT:	EIT8, EI 32, IT8,	T2, EIT IT2, IT	1: Into 1: Into	errupt r errupt f	nask re actor fla	gisters Igs (C6	(CCH) H)		
				Se	e Secti	on 4.8	. "Cloc	k Time	er".
	EISWO	, EISW	1: Int	errupt r	nask re	gisters	(CBH•l	D0, D1)	
	ISW	/0, ISW	1: Int	errupt f	actor fla	ıgs (C5	H•D0,	D1)	
				Se	e Secti	on 4.9	, "Stop	watch	Timer".
			D: Int	orrupt r	nask ro	aistor (	CSHO	2)	
			D. Int	errupt f	nask ie			<u>~)</u>	
		IA	D. III	enupt i		iy (C4r	1°D0) 0 "A /1	D C	
				Se	e Secti	on 4.1	Z, A/I	DCon	erter.
	DFK00	-DFK0	3: Inp	ut com	parison	registe	ers (D2	H)	
	SIK0	0–SIKO	3: Int	errupt s	election	n regist	ers (CA	λĤ)	
		EIK	0: Int	errupt r	nask re	aister (	C9H•D	ດ) ໌	
			′0∙ Int	orrunt f	actor fla	a (C3F		0)	
			. III	enupt i So		rg(0.01)	"Innu	t Donte	,"
				Se	e Secu	011 4.4	, mpu	It Ports	э.
		DFK1	0: Inp	out com	parison	registe	er (D3H	I•D0)	
		EIK	1: Int	errupt r	nask re	nask register (C9H•D0)			
		IK	1: Int	errupt f	actor fla	lg (C3⊦	<b>I•</b> D0)		
				Se	e Secti	on 4.4	, "Inpu	it Ports	5".
		FIG	0. Int	orrupt r	nool ro	aiotor (		1)	
		E131	O. Inte	enupt f				1)	
		ISI	U: Inte	errupt	actor fla	ig (C1F	1•D0)		6 H
				Se	e Secti	on 4.1	1, "Ser	rial Inte	erface".
		FIP	T· Int	errupt r	nask re	aister (	C8H•D	0)	
			T· Int∉	arrunt f	actor fla	a (C0⊧		-)	
		IF	i. mu	enupt i C~		n 4 1	טטיי היימיי	dram	aabla Timor"
				Se	e Secti	011 4.1	u, Pľ0	grann	

Table 4.15.4(b) Control bits of interrupt (2)

<ul> <li>(1) When it shifts to the SLEEP status, you must invariably set the K10 interrupt to enable.</li> </ul>
(2) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.
(3) The interrupt factor flags are set when the timing condition is established, even if the interrupt mask registers are set to "0".
(4) Write the interrupt mask register only in the DI status (inter- rupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.
<ul> <li>(5) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li> <li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.</li> </ul>

## CHAPTER 5 SUMMARY OF NOTES

## 5.1 Notes for Low Current Consumption

The E0C6274 contains control registers for each of the circuits so that current consumption can be lowered. These control registers lower the current consumption through programs that operate the circuits at the minimum levels.

The following text explains the circuits that can control operation and their control registers. Refer to these when putting programs together.

Table 5.1.1 Circuits and control registers

Circuits (and items)	Control registers	Order of consumed current
CPU	HALT, SLEEP instructions	See electrical characteristics (Chapter 7)
CPU operating frequency	CLKCHG, OSCC	See electrical characteristics (Chapter 7)
A/D converter	ADON, GNDON0, GNDON1, VRON	See electrical characteristics (Chapter 7)
AMP circuit	AMPON0, AMPON1	See electrical characteristics (Chapter 7)
SVD circuit	SVDON	See electrical characteristics (Chapter 7)

Below are the circuit statuses at initial reset.

CPU:	Operating status	
CPU operating frequency:	Low speed side (CLKCHG = "0"),	
	OSC3 oscillation circuit	OFF status (OSCC = "0")
A/D converter:	A/D converter	OFF status (ADON = "0")
	GND generation circuit	OFF status (GNDON0, GNDON1 = "0")
	Reference voltage generation circuit	OFF status (VRON = "0")
AMP circuit:	OFF status (AMPON0, AMPON1 = "	0")
SVD circuit:	OFF status (SVDON = "0")	
	Also, be careful about panel set sumption can differ by the order LCD panel characteristics.	lection because the current coner of several $\mu A$ on account of the

## 5.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

- **Memory** Memory is not mounted in unused area within the memory map and in memory area not indicated in this manual. For this reason, normal operation cannot be assured for programs that have been prepared with access to these area.
- **Watchdog timer** The watchdog timer must be reset within 3-second cycles. Because of this, the watchdog timer data (WD0, WD1) cannot be used for clocking of 3 seconds or more.

**Oscillation circuit** (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.

- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be OFF.

**Output ports** When BZ, BZ, FOUT and PTOVF are selected, a hazard may be observed in the output waveform when the data of the output register changes.

**I/O ports** When in the input mode, I/O ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up resistance 300  $k\Omega$ 

- **LCD driver** (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
  - (2) Since the display memory area is write-only, display data cannot be rewritten by arithmetic operations (such as AND, OR, ADD, SUB).
- **Clock timer** (1) Be sure to data reading in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
  - (2) When the clock timer has been reset, the interrupt factor flag (IT) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
  - (3) When the clock timer has been reset, the watchdog timer is also reset.
- **Stopwatch timer** (1) Be sure to data reading in the order of low-order data (SWL0–SWL3) then high-order data (SWH0–SWH3).
  - (2) When the stopwatch timer has been reset, the interrupt factor flag (ISW) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
- **Programmable timer** (1) Be sure to data reading in the order of low-order data (PT0–PT3) then high-order data (PT4–PT7).
  - (2) When data of reload registers is set at "00H", the down-counter becomes a 256-value counter.
  - **Serial interface** (1) When using the serial interface in the master mode, the synchronous clock uses the CPU system clock. Accordingly, do not change the system clock ( $fosc1 \leftrightarrow fosc3$ ) while the serial interface is operating.

- (2) Perform data writing/reading to data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
- (3) As a trigger condition, it is required that data writing or reading on data registers SDO-SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SDO-SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
- **A/D converter** (1) To reduce current consumption, set the reference voltage generation circuit, the middle electric potential generation circuit and the A/D converter to OFF when it is not necessary.
  - (2) Do not fail to select the correct combinations for the analog input terminal and measurement items. (Refer to Table 4.12.1)
  - (3) To perform a stable A/D conversion, secure the decided wait time.
  - (4) Be sure to check whether the data is effective or invalid by reading the A/D conversion data in the order F7H  $\rightarrow$  F8H  $\rightarrow$  F9H  $\rightarrow$  FAH and immediately thereafter reading the IDR (FBH).
  - (5) When reading data after turning the A/D converter OFF, the A/ D converter should be OFF in the period from an interrupt generation to the beginning of a reverse integration.
  - (6) When the A/D converter is reset or turned OFF, the interrupt factor flag (IAD) may sometimes be set to "1". Consequently, read the flag (reset the flag) as necessary at reset or at the turning OFF.
  - **AMP circuit** (1) To reduce current consumption, set the AMP circuit to OFF when it is not necessary.
    - (2) After setting AMP circuit turns ON, wait at least 3 msec for the operation of the AMP circuit to stabilize before using the output of the AMP circuit.
  - **SVD circuit** (1) To obtain a stable SVD detection result, the SVD circuit must be on for at least 100 μsec. So, to obtain the SVD detection result, follow the programming sequence below.
    - ① Set SVDON to "1"
    - 2 Maintain for 100 µsec minimum
    - 3 Set SVDON to "0"
    - ④ Read SVDDT

	However, when fosc1 is selected for CPU system clock, the instruction cycles are long enough, so there is no need to worry about maintaining 100 $\mu$ sec for SVDON = "1" in the software.
	(2) The SVD circuit should normally be turned OFF as the con- sumption current of the IC becomes large when it is ON.
Interrupt and HALT/ SLEEP	(1) When it shifts to the SLEEP status, you must invariably set the K10 interrupt to enable.
	(2) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.
	(3) The interrupt factor flags are set when the timing condition is established, even if the interrupt mask registers are set to "0".
	(4) Write the interrupt mask register only in the DI status (inter- rupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.
	(5) Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the inter-

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

## CHAPTER 6

## DIAGRAM OF BASIC EXTERNAL CONNECTIONS

#### • For temperature measurement by connecting thermistor

(VR1, VR2 and GND: internal voltage)



X'tal	Crystal oscillator	32.768 kHz, CI (Max.) = 35 kΩ
CGX	Trimmer capacitor	5-25 pF
CR	Ceramic oscillator	1 MHz
CGC	Gate capacitance	100 pF
CDC	Drain capacitance	100 pF
RCR	Resistance for CR oscillation	39 kΩ (fosc3 ≈ 900 kHz)
RA1	Resistance for LCD drive voltage adjustment	$1 \text{ M}\Omega (\text{Vcl} \approx 1.5 \text{ V})$
RA2	Resistance for LCD drive voltage adjustment	$2 \text{ M}\Omega (\text{Vcl} \approx 1.5 \text{ V})$
TH	Thermistor	$10 \text{ k}\Omega (5 \text{ k}\Omega \text{ to } 20 \text{ k}\Omega)$
Rref	Reference resistance for resistance measurement	10 kΩ
Ri	Integral resistance	680 kΩ (6400), 330 kΩ (3200), 180 kΩ (1600),
		82 k $\Omega$ (800)(resolution)
Сі	Integral capacitor	0.1 μF
CAZ	Capacitor for auto zero adjustment	0.1 μF
CIF	Analog input filter capacitor	0.01 μF
C1–C9		0.1 µF
CP1, CP2		3.3 µF

*Note:* The above table is simply an example, and is not guaranteed to work.

#### • When the piezoelectric buzzer is driven directly



R1	Protection resistance	$100 \Omega$
R2	Protection resistance	$100 \Omega$

# CHAPTER 7 ELECTRICAL CHARACTERISTICS

## 7.1 Absolute Maximum Rating

		(Vss	s = 0 V
Item	Symbol	Rated value	Unit
Power voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	VI	-0.5 to VDD + 0.3	V
Input voltage (2)	VIOSC	-0.5 to VD1 + 0.3	V
Permissible output current *1	ΣIVDD	10	mA
Operating temperature (1)	Topr1	-20 to 70	°C
Operating temperature (2) *2	Topr2	0 to 50	°C
Strage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	-
Allowable disspation *3	PD	250	mW

\*1 The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is drawn in).

\*2 The A/D converter and AMP circuit are ON status.

\*3 For plastic package (QFP5-100pin, QFP15-100pin)

## 7.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power voltage	VDD	Vss = 0 V	2.2	3.0	5.5	V
		Vss = 0 V	2.4	3.0	5.5	V
		When A/D converter or AMP is used				
Oscillation frequency (1)	fosc1		-	32.768	-	kHz
Oscillation frequency (2)	fosc3	duty 50 ± 5 %	50	1000	1300	kHz

## 7.3 DC Characteristics

#### If no special requirement

VDD = 3 V, Vss = 0 V, fosc1 = 32.768 kHz,  $Ta = 25^{\circ}C$ , VD1, Vc1, Vc2 and Vc3 are internal voltage,

 $C1-C6 = 0.1 \ \mu F$ 

Item	Symbol	Cond	ition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00~03, K10	0.8-Vdd		VDD	V
			P00~03, P10~13				
			P20~23, SIN, SCLK				
High level input voltage (2)	VIH2		RESET, TEST	0.9-Vdd		VDD	V
Low level input voltage (1)	VIL1		K00~03, K10	0		0.2-Vdd	V
			P00~03, P10~13				
			P20~23, SIN, SCLK				
Low level input voltage (2)	VIL2		RESET, TEST	0		0.1.Vdd	V
High level input current	Ін	VIH = 3.0 V	K00~03, K10	0		0.5	μΑ
			P00~03, P10~13				
			P20~23, SIN, SCLK				
			RESET, TEST				
Low level input current (1)	IIL1	VIL1 = VSS	K00~03, K10	-20	-10	-5	μΑ
		With pull up resistor	P00~03, P10~13				
			P20~23, SIN, SCLK				
			RESET				
Low level input current (2)	IIL2	VIL2 = VSS	K00~03, K10	-0.5		0	μΑ
		Without pull up resistor	P00~03, P10~13				
			P20~23, SIN, SCLK				
High level output current (1)	Іоні	$V_{OH1} = 0.9 \cdot V_{DD}$	R00, R01, P00~03			-0.9	mA
			P10~13, P20~23				
			SOUT, SCLK, SRDY				
High level output current (2)	Іон2	$V_{OH2} = 0.9 \cdot V_{DD}$	R02, R03			-1.8	mA
Low level output current (1)	IOL1	$VOL1 = 0.1 \cdot VDD$	R00, R01, P00~03	3.0			mA
			P10~13, P20~23				
			SOUT, $\overline{\text{SCLK}}$ , $\overline{\text{SRDY}}$				
Low level output current (2)	IOL2	$VOL2 = 0.1 \cdot VDD$	R02, R03	6.0			mA
Common output current	Іонз	Voh3 = Vc3 - 0.05 V	COM0~3			-3	μΑ
	IOL3	$V_{OL3} = 0.05 V$		3			μΑ
Segment output current	IOH4	Voh4 = Vc3 - 0.05 V	SEG0~31			-3	μΑ
(during LCD output)	IOL4	VOL4 = 0.05 V		3			μΑ
Segment output current	Іон5	$V_{OH5} = 0.9 \cdot V_{DD}$	SEG0~31			-0.2	mA
(during DC output)	IOL5	$VOL5 = 0.1 \cdot VDD$	]	0.2			mA

## 7.4 Analog Characteristics and Consumed Current

#### If no special requirement

VDD = VDDA = 3 V, Vss = VssA = 0 V, fosc1 = 32.768 kHz, CG = 25 pF,  $Ta = 25^{\circ}C$ , VD1, Vc1, Vc2 and Vc3 are internal voltage,  $C1-C6 = 0.1 \mu F$ 

Item	Symbol	Conditio	on	Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	VCA = VC1, IC1 = -5 μA	$VCA = VC1$ , $IC1 = -5 \mu A$				V
	VC2	Connect $1M\Omega$ load resistor bet	2·Vc1		2·Vc1	v	
		(without panel load)	(without panel load)       Connect 1MΩ load resistor between VSS and VC3				
	VC3	Connect $1M\Omega$ load resistor be					V
		(without panel load)		<b>x</b> 0.9		+ 0.1	
SVD voltage	Vsvd	SVDS = "0"		2.5	2.6	2.7	V
		SVDS = "1"	2.4	2.5	2.6	V	
		SVDS = "2"		2.3	2.4	2.5	V
		SVDS = "3"		2.2	2.3	2.4	V
SVD circuit response time	tsvd					100	μS
Power current consumption	IOP	During SLEEP	Commont that		0.7	2.0	μΑ
		During HALT (32 kHz)	florus in automal		2.0	7.0	μΑ
		During execution (32 kHz) *1	nows in external		6.0	15.0	μΑ
		During execution (1 MHz) *1	parts (loads)		200	500	μΑ
		During execution (32 kHz) *2	such as the LCD panel is not		306	915	μΑ
		During execution (32 kHz) *3			506	1515	μΑ
		During execution (32 kHz) *4	Included.		16.0	45.0	μΑ

\*1 The SVD, A/D converter and AMP circuits are OFF status.

\*2 The A/D converter (reference voltage VRI and middle electric potential GND are impressed from outside) is ON status. The SVD and AMP circuits are OFF status.

\*3 The A/D converter (reference voltage VRI and middle electric potential GND are impressed from outside) and AMP circuits (2 systems) are ON status. The SVD circuit is OFF status.

\*4 The SVD circuit is ON status. The A/D converter and AMP circuits are OFF status.

#### A/D converter

If no special requirement

 $V_{DD} = V_{DDA} = 3 V, V_{SS} = V_{SSA} = 0 V, fosc_1 = 32.768 \text{ kHz}, C_G = 25 \text{ pF}, Ta = 0 \text{ to } 50^{\circ}\text{C}, V_{D1}, V_{C1}, V_{C2} \text{ and } V_{C3} \text{ are internal voltage}, C_1-C_6 = 0.1 \mu\text{F}$ 

Item	Symbol	C	ondition	Min.	Тур.	Max.	Unit
Absolute error	Ev1	Voltage	6400 counts, $R_I = 680 \text{ k}\Omega$	0	±3	±13	Count
	Ev2	measurement mode	3200 counts, $R_I = 330 \text{ k}\Omega$	0	±2	±7	1
	Ev3		1600 counts, $RI = 180 \text{ k}\Omega$	0	±1	±4	1
	Ev4		800 counts, $R_I = 82 k\Omega$	0	±1	±4	1
	ED1	Differential voltage	6400 counts, $RI = 680 \text{ k}\Omega$	0	±4	±16	Count
	ED2	measurement mode	3200 counts, $RI = 330 k\Omega$	0	±2	±8	1
	ED3		1600 counts, $RI = 180 \text{ k}\Omega$	0	±1	±5	1
	ED4		800 counts, $RI = 82 k\Omega$	0	±1	±5	1
	Er1	Resistance	6400 counts, $RI = 680 \text{ k}\Omega$	0	±9	±20	Count
	Er2	measurement mode	3200 counts, $RI = 330 k\Omega$	0	±4	±10	1
	ER3		1600 counts, $RI = 180 k\Omega$	0	±2	±5	1
	ER4		800 counts, $RI = 82 k\Omega$	0	±2	±5	
Zero point error	Ezv1	Voltage	6400 counts, $RI = 680 \text{ k}\Omega$	0	0	±4	Count
	Ezv2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	0	±2	
	Ezv3		1600 counts, $RI = 180 \text{ k}\Omega$	0	0	±2	
	Ezv4		800 counts, $RI = 82 k\Omega$	0	0	±2	1
	Ezd1	Differential voltage	6400 counts, $RI = 680 \text{ k}\Omega$	0	1	±5	Count
	EZD2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	0	±3	
	EZD3		1600 counts, $RI = 180 \text{ k}\Omega$	0	0	±3	
	EZD4		800 counts, $R_I = 82 k\Omega$	0	0	±3	
Polarity error	Epv1	Voltage	6400 counts, $R_I = 680 \text{ k}\Omega$	0	±4	±11	Count
	Epv2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	±2	±6	
	Epv3		1600 counts, $R_I = 180 \text{ k}\Omega$	0	±1	±4	
	Epv4		800 counts, $R_I = 82 k\Omega$	0	±1	±4	
	Epd1	Differential voltage	6400 counts, $R_I = 680 \text{ k}\Omega$	0	±4	±13	Count
	Epd2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	±2	±7	
	Epd3		1600 counts, $RI = 180 \text{ k}\Omega$	0	±1	±5	
	Epd4		800 counts, $R_I = 82 k\Omega$	0	±1	±5	
Linearity error	ELV1	Voltage	6400 counts, $R_I = 680 \text{ k}\Omega$	0	±1	±8	Count
	ELV2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	±1	±4	
	ELV3		1600 counts, $RI = 180 \text{ k}\Omega$	0	±1	±3	
	ELV4		800 counts, $RI = 82 k\Omega$	0	±1	±3	
	Eld1	Differential voltage	6400 counts, $RI = 680 \text{ k}\Omega$	0	±2	±10	Count
	ELD2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	±1	±5	
	ELD3		1600 counts, $RI = 180 \text{ k}\Omega$	0	±1	±3	
	ELD4		800 counts, $RI = 82 k\Omega$	0	±1	±3	
	Elr1	Resistance	6400 counts, $RI = 680 \text{ k}\Omega$	0	±2	±10	Count
	ELR2	measurement mode	3200 counts, $RI = 330 \text{ k}\Omega$	0	±1	±5	
	Elr3		1600 counts, $R_I = 180 \text{ k}\Omega$	0	±1	±3	
	ELR4		800 counts, $R_I = 82 k\Omega$	0	±1	±3	
Power current consumption	IAD	$Ta = 25^{\circ}C$			300	900	μΑ
		Current that flows in					

\* In case of the voltage measurement mode or differential voltage measurement mode, the reference voltage VR2 is adjusted so that the measurement error (absolute error E) of the A/D converter becomes minimum when Ta =  $25^{\circ}$ C, VDD = VDDA = 3 A, input voltage VIN = +320 mV.

Error and deviation by the reference voltage VR2 are not included.

See Chapter 6, "BASIC EXTERNAL CONNECTION DIAGRAM", for the circuit to be measured.

#### [Refference curves]



because 0 mV input has been inhibited.



\* There is no standard in the resistance measurement mode because it is - (minus) input only.



\* In the resistance measurement mode, the straight line linked two points at -6400 counts and 0 count.

#### Reference voltage generation circuit

If no special requirement

 $VDD = VDDA = 3 V, Vss = VssA = 0 V, fosc1 = 32.768 \text{ kHz}, CG = 25 \text{ pF}, Ta = 25^{\circ}C, VD1, Vc1, Vc2 \text{ and } Vc3 \text{ are internal voltage}, C1-C6 = 0.1 \text{ }\mu\text{F}$ 

Item	Symbol	(	Condition	Min.	Тур.	Max.	Unit
Output voltage (1)	VR10	GND reference, In	nternal adjustment mode		-475		mV
		VRON = VRAON	V = "1"				
Output voltage (2)	VR20	GND reference, In	nternal adjustment mode	-1.0	(-163.8mV)	1.0	%
		VRON = VRAON	J = "1"				
Input voltage	VR1I	GND reference, E	xternal adjustment mode		-475		mV
		VRON = VRAON	= "0", (Input voltage when				
		the measurement	error becomes minimum)				
Input current	IVR1	External adjustme	ent mode	0		1.0	μΑ
		A/D related are al	l OFF.				
		VRON = VRAON	V = "O"				
		Current that flows in	external parts is not included.				
Temperature characteristics	VR2/Ta	$T_0 = 0$ to $50^{\circ}C$	Internal adjustment mode	-300	150	600	ppm/°C
		1a = 0 to 50 C	VRAON = "1"				
		VRON = "1"	External adjustment mode	-300	150	600	
		VICOIN = 1	VRAON = "0"				
Supply voltage characteristics	VR2/VDDA	$V_{DDA} = 2.4$	Internal adjustment mode	-0.30	0	0.30	%FS
		$t_0 5.5 V$	VRAON = "1"				
		VRON - "1"	External adjustment mode	-0.15	0	0.15	
		VROIV = 1	VRAON = "0"				
Power current consumption	IAD1	Internal adjustment mode VRON = VRAON = "1"			10.0	30.0	μΑ
	IAD2	External adjustme	ent mode		2.0	5.0	
		VRON = "1", VR					

\* Error, deviation and power current consumption by external parts are not included.

#### Middle electric potential (GND) generation circuit

If no special requirement

 $VDD = VDDA = 3 V, Vss = VssA = 0 V, fosc1 = 32.768 \text{ kHz}, CG = 25 \text{ pF}, Ta = 25^{\circ}C, VD1, Vc1, Vc2 \text{ and } Vc3 \text{ are internal voltage}, C1-C6 = 0.1 \text{ }\mu\text{F}$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Output voltage	GNDo	GNDON = "01, 10, 11"	VDDA/2	VDDA/2	Vdda/2	V
			-0.05		+0.05	
Input voltage	GNDI	GNDON = "00"	VDDA/2	VDDA/2	VDDA/2	V
			-0.05		+0.05	
Input current	IGND	GNDON = "00", A/D related are all OFF.	0		1.0	μΑ
		Current that flows in external parts is not included.				
High level output current	Іон	GNDON = "01, 10, 11"			-100	μΑ
		VOH = GND - 10 mV				
Low level output current (1)	IOL1	GNDON = "01"	10.0			μΑ
		VOL1 = GND + 10 mV				
Low level output current (2)	IOL2	GNDON = "10"	20.0			μΑ
		VOL2 = GND + 10 mV				
Low level output current (3)	IOL3	GNDON = "11"	40.0			μΑ
		VOL3 = GND + 10 mV				
Temperature characteristics	GND/Ta	Ta = 0 to 50°C (25°C standard)	-30		30	ppm/°C
		GNDON = "01, 10, 11"				
Supply voltage characteristics	GND/VDDA	VDDA = 2.4 to 5.5 V		0.5	10.0	mV/V
		GNDON = "01, 10, 11"				
Power current consumption	IGND1	GNDON = "01"		125	500	μΑ
	IGND2	GNDON = "10"		250	1000	
	IGND3	GNDON = "11"		500	2000	

\* GNDON is mark of GNDON1 or GNDON0.

#### General-purpose operational amplifier

If no special requirement

VDD = VDDA = 3 V, Vss = Vssa = 0 V, fosc1 = 32.768 kHz, CG = 25 pF,  $Ta = 25^{\circ}C$ , VD1, Vc1, Vc2 and Vc3 are internal voltage,  $C1-C6 = 0.1 \mu F$ 

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
High level output voltage	VOHA	AMPONx = "1", VAIM = GND	0.9-Vdda		VDDA	V	
		VAIP = GND + 10 mV, $IOHA = -10$	0 μΑ				
Low level output voltage	VOLA	AMPONx = "1", VAIM = GND		VSSA		0.1-Vdda	V
		VAIP = GND - 10  mV, IOLA = 10	μA				
High level output current	Іона	AMPONx = "1", VAIP = GND, AI	P = AOUT			-20	μΑ
		VOHA = GND - 0.1 V					
Low level output current	IOLA	AMPONx = "1", VAIP = GND, AI	M = AOUT	100			μΑ
		VOLA = GND + 0.1 V	VOLA = GND + 0.1 V				
Offset voltage	Vof	AMPONx = "1", VAIP = GND, AI	-10		10	mV	
Input voltage range	VIA	AMPONx = "1", VAIM = VIA		Vssa+0.7		VDDA-0.7	V
		$V_{AIP} = V_{IA} \pm 15 \ mV$					
		Comparator operation					
Slew rate	SR	AMPONx = "1"	Rising	20	200		mV/μS
		Load = 10 pF	Falling		-200	-20	1
Response time	<b>t</b> AMP	AMPONx = "1", VAIM = GND				3	msec
		$V_{AIP} = GND \pm 15 \ mV$					
		Comparator operation					
Power current consumption	IAMP1	AMPON0 = "1", AMPON1 = "0"			100	300	μΑ
	IAMP2	AMPON0 = "0", AMPON1 = "1"			100	300	

\* AMPONx indicates AMPON0 or AMPON1.

#### [Diagram for explanation of general-purpose operational amplifier]

IOHA, IOLA and VOF measurement circuits



[Diagram for explanation of reference voltage generation circuit]

Temperature characteristic VR2/Ta





\* Ta =  $25^{\circ}$ C as the standard



## 7.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

#### **OSC1** crystal oscillation circuit

If no special requirement

VDD = 3 V, Vss = 0 V, Crystal: C-002R ( $CI = 35 k\Omega$ ), CG = 25 pF, CD = built-in,  $Ta = 25^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	$t_{sta} \le 3 \text{ sec}$	2.2			V
Oscillation stop voltage	Vstp	$t_{stp} \le 10 \text{ sec}$	2.2			V
Built-in capacitance (drain)	CD	Including incidental capacitance inside IC		20		pF
Frequency/voltage deviation	f/V	VDD = 2.2 to 5.5 V			5	ppm
Frequency/IC deviation	f/IC		-10		10	ppm
Frequency adjustment range	f/CG	$C_G = 5 \text{ to } 25 \text{ pF}$	35	45		ppm
Harmonic oscillation start voltage	Vhho	$C_G = 5 pF$			7.0	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, VSS	200			MΩ

#### **OSC3 CR oscillation circuit**

If no special requirement

VDD = 3 V, Vss = 0 V,  $Rcr = 39 k\Omega$ ,  $Ta = 25^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	(900 kHz)	30	%
Oscillation start voltage	Vsta	VDD = 2.2  to  5.5  V	2.2			v
Oscillation start time	<b>t</b> sta				3	msec
Oscillation stop voltage	Vstp		2.2			V

#### **OSC3 ceramic oscillation circuit**

If no special requirement

VDD = 3 V, Vss = 0 V, Ceramic oscillator: 1 MHz, CGC = CDC = 100 pF, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta		2.2			V
Oscillation start time	tsta	VDD = 2.2 to 5.5 V			3	msec
Oscillation stop voltage	Vstp		2.2			V

## CHAPTER 8

## PACKAGE

## 8.1 Plastic Package

#### QFP5-100pin

(Unit: mm)



#### QFP15-100pin

(Unit: mm)



## 8.2 Ceramic Package for Test Samples

(Unit: mm)



**Note:** The ceramic package is fixed in this form regardless selecting of the plastic package form.

## CHAPTER 9 PAD LAYOUT

## 9.1 Diagram of Pad Layout



## 9.2 Pad Coordinates

(Unit:	μm)
--------	-----

Pad No.	Pad name	х	Y	Pad No.	Pad name	х	Y	Pad No.	Pad name	х	Y
1	N.C.	2,512	2,586	38	SEG22	-2,512	526	75	VRA	1,004	-2,586
2	N.C.	2,214	2,586	39	SEG23	-2,512	366	76	VD1	1,168	-2,586
3	RESET	2,051	2,586	40	SEG24	-2,512	139	77	K10	1,413	-2,586
4	TEST	1,889	2,586	41	SEG25	-2,512	-22	78	K03	1,576	-2,586
5	CC	1,693	2,586	42	SEG26	-2,512	-182	79	K02	1,739	-2,586
6	CB	1,533	2,586	43	SEG27	-2,512	-343	80	K01	1,902	-2,586
7	CA	1,372	2,586	44	SEG28	-2,512	-503	81	K00	2,065	-2,586
8	VC3	1,212	2,586	45	SEG29	-2,512	-663	82	N.C.	2,512	-2,586
9	VC2	1,051	2,586	46	SEG30	-2,512	-824	83	N.C.	2,512	-2,297
10	VC1	891	2,586	47	SEG31	-2,512	-984	84	N.C.	2,512	-2,134
11	VCA	731	2,586	48	CO	-2,512	-1,349	85	N.C.	2,512	-1,971
12	COM3	570	2,586	49	AIF	-2,512	-1,512	86	N.C.	2,512	-1,809
13	COM2	410	2,586	50	AI4	-2,512	-1,675	87	Vss	2,512	-1,589
14	COM1	249	2,586	51	AI3	-2,512	-1,837	88	OSC1	2,512	-1,273
15	COM0	89	2,586	52	AI2	-2,512	-2,000	89	OSC2	2,512	-1,110
16	SEG0	-235	2,586	53	VSSA	-2,512	-2,165	90	OSC3	2,512	-947
17	SEG1	-396	2,586	54	N.C.	-2,512	-2,327	91	OSC4	2,512	-785
18	SEG2	-556	2,586	55	N.C.	-2,512	-2,586	92	VDD	2,512	-623
19	SEG3	-717	2,586	56	N.C.	-2,187	-2,586	93	R03	2,512	-461
20	SEG4	-877	2,586	57	AI1	-2,025	-2,586	94	R02	2,512	-299
21	SEG5	-1,037	2,586	58	AI0	-1,862	-2,586	95	R01	2,512	-136
22	SEG6	-1,232	2,586	59	CI	-1,699	-2,586	96	R00	2,512	27
23	SEG7	-1,392	2,586	60	CAZ	-1,536	-2,586	97	P00	2,512	289
24	SEG8	-1,553	2,586	61	BF	-1,373	-2,586	98	P01	2,512	451
25	SEG9	-1,713	2,586	62	RI	-1,211	-2,586	99	P02	2,512	614
26	SEG10	-1,873	2,586	63	СН	-1,048	-2,586	100	P03	2,512	777
27	SEG11	-2,034	2,586	64	CL	-885	-2,586	101	P10	2,512	940
28	SEG12	-2,512	2,130	65	GND	-722	-2,586	102	P11	2,512	1,103
29	SEG13	-2,512	1,970	66	VDDA	-558	-2,586	103	P12	2,512	1,265
30	SEG14	-2,512	1,809	67	AOUT0	-397	-2,586	104	P13	2,512	1,428
31	SEG15	-2,512	1,649	68	AIP0	-234	-2,586	105	P20	2,512	1,591
32	SEG16	-2,512	1,489	69	AIM0	27	-2,586	106	P21	2,512	1,754
33	SEG17	-2,512	1,328	70	AIP1	190	-2,586	107	P22	2,512	1,917
34	SEG18	-2,512	1,168	71	AIM1	353	-2,586	108	P23	2,512	2,079
35	SEG19	-2,512	1,007	72	AOUT1	515	-2,586	109	N.C.	2,512	2,286
36	SEG20	-2,512	847	73	VR1	678	-2,586				
37	SEG21	-2,512	687	74	VR2	841	-2,586				

# E0C6274 Technical Software

#### CONTENTS

CHAPTER 1		II-1
CHAPTER 2	BLOCK DIAGRAM	II-2
CHAPTER 3	PROGRAM MEMORY (ROM)	II-3
	3.1 Configuration of the ROM	II-3
	3.2 Interrupt Vector	II-3
CHAPTER 4	DATA MEMORY	II-4
	4.1 Configuration of the Data Memory	II-4
	4.2 Detail Map of the I/O Memory	II-6
CHAPTER 5	INITIAL RESET	II-10
	5.1 Initialized Status	II-10
	5.2 Example Program for the System Initialization	II-11
	5.3 Programing Note for the System Initialization	II-12
CHAPTER 6	PERIPHERAL CIRCUITS	II-13
	6.1 Watchdog Timer I/O data memory of the watchdog timer Control of the watchdog timer Example program for the watchdog timer Programing notes	II-13 II-13 II-13 II-14 II-14
	6.2 OSC3 I/O data memory of the OSC3 Control of the OSC3 Example program for the OSC3 Programming notes	II-15 II-15 II-15 II-15 II-16
	6.3 Input Ports (K00–K03 and K10) I/O data memory of the input ports Control of the input ports Example program for the input ports Programming notes	II-17 II-17 II-18 II-20 II-21
	6.4 Output Ports (R00–R03) I/O data memory of the output ports Control of the general output ports Example program for the general output ports Control of the special use output ports Example program for the special use output ports Programming notes	II-22 II-22 II-22 II-23 II-24 II-25 II-26
6.5	I/O Ports (P00–P03, P10–P13 and P20–P23) II-27	
------	--	
	Control of the I/O ports	
	Example program for the I/O ports II-28	
	Serial I/O port II-31	
	Programming notes II-31	
66	I CD Driver II-32	
0.0	I/O data memory of the LCD driver II-32	
	Control of the LCD driver II-32	
	Example program for the LCD driver II-33	
	Programming notes II-35	
6.7	Clock Timer II-36	
•	I/O data memory of the clock timer II-36	
	Control of the clock timer II-36	
	Example program for the clock timer II-37	
	Programming notes II-38	
6.8	Stopwatch Timer II-39	
	I/O data memory of the stopwatch timer II-39	
	Control of the stopwatch timer II-39	
	Example program for the stopwatch timer II-40	
	Programming notes II-42	
6.9	Programmable Timer II-43	
	I/O data memory of the programmable timer II-43	
	Control of the programmable timer II-44	
	Example program for the programmable timer II-46	
	Programming notes II-48	
6.10	Serial Interface Circuit II-49	
	I/O data memory of the serial interface circuit II-49	
	Control of the serial interface circuit II-49	
	Example program for the serial interface circuit II-51	
	Programming notes II-54	
6.11	Amplifier II-55	
	I/O data memory of the amplifier circuit II-55	
	Control of the amplifier circuit II-55	
	Example program for the amplifier circuit II-56	
	Programming notes II-50	
6.12	SVD (Supply Voltage Detection) Circuit II-57	
	I/O data memory of the SVD circuit II-57	
	Control of the SVD circuit II-57	
	Example program for the SVD circuit II-58	
	1 rogramming notes II-36	
6.13	A/D Converter II-59	
	I/O data memory of A/D converter II-59	
	reature of the A/D converter II-60	
	Example program for the A/D converter II-60	
	Programming notes	
	0 0	

	6.14       Sleep	I-65 I-65 I-65 I-66 I-68
	6.15 Interrupt I Interrupt vector, factor flag, and mask register I Example program for the interrupt I Programming notes I	I-69 I-69 I-71 I-75
CHAPTER 7	SUMMARY OF NOTES II	-76
	7.1 Notes for Low Current Consumption	I-76
	7.2 Summary of Notes by Function	I-77
APPENDIX A	E0C6274 DATA MEMORY (RAM) MAP	I-82
APPENDIX B	E0C6274 INSTRUCTION SET	I-87
APPENDIX C	PSEUDO-INSTRUCTION TABLE OF THE CROSS ASSEMBLER	I-92
APPENDIX D	COMMAND TABLE OF ICE6200	I-93

## CHAPTER 1

## INTRODUCTION

The E0C6274 is a microcomputer with a C-MOS 4-bit core CPU E0C6200A as main component, and dual slope A/D converter 4,096 steps  $\times$  12 bits ROM, 512 words  $\times$  4 bits RAM, programmable timer, clock timer, clock synchronous serial interface, etc. built-in. Because of its low-voltage operation and low power consumption, this series is ideal for a wide range of application, and is especially suitable for battery-driven system.

## **CHAPTER 2**

## **BLOCK DIAGRAM**

The E0C6274 block diagram is shown in Figure 2.1.



## CHAPTER 3 PROGRAM MEMORY (ROM)

### 3.1 Configuration of the ROM

E0C6274 is built-in with 4,096 steps  $\times$  12 bits mask ROM for program storage.

The program area is 16 (0–15) pages, each 256 (00H–FFH) steps. After initial reset, the program beginning address is page 1, step 00H. The interrupt vector is allocated to page 1, steps 02H–0FH. The configuration of the ROM is as shown in Figure 3.1.1.



#### Fig. 3.1.1 Configuration of the ROM

### 3.2 Interrupt Vector

The interrupt vector and interrupt request correspondence is shown in Table 3.2.1.

Interrupt vector (PCP and PCS)	Interrupt request	Priority
102H	Clock timer interrupt	Low
104H	Stopwatch timer interrupt	$\uparrow$
106H	A/D converter interrupt	
108H	Input (K00–K03) interrupt	
10AH	Input (K10) interrupt	
10CH	Serial interface interrupt	$\downarrow$
10EH	Programmable timer interrupt	High

\* Sleep cancelled by: 1. Input (K10) interrupt

2. System reset

When multiple interrupts simultaneously occur, the high priority vector address is set to the program counter.

Table 3.2.1 Interrupt request and interrupt vector

## CHAPTER 4 DATA MEMORY

### 4.1 Configuration of the Data Memory

The data memory consist of 512 words RAM, and I/O memory which controls the peripheral circuit.

Figure 4.1.1 show the configuration of the data memory.

When you make your program, please take note of the following:

- (1) Since the stack area is taken from the RAM area, take care that destruction of stack data due to data writing does not occur. Sub-routine calls or interrupts consume 3 words of the stack area.
- (2) RAM address 000H-00FH are memory register areas that are addressed with register pointer RP.
- **Note:** Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these area.



Unused area





E0C6274 TECHNICAL SOFTWARE

### 4.2 Detail Map of the I/O Memory

Tables 4.2.1(a)-(d) show the detail map of the I/O memory.

Table 4.2.1(a)	I/O memory map	(C0H-CCH)
----------------	----------------	-----------

Address		Register							Commont
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	IDT	0 *5	- *2			Unused
0011	0	0	0	151	0 *5	- *2			Unused
COH			D		0 *5	- *2			Unused
		l	К		IPT *4	0	Yes	No	Interrupt factor flag (programmable timer)
	0	0	0	1610	0 *5	- *2			Unused
0411	0	0	0	1510	0 *5	- *2			Unused
CIH			D		0 *5	- *2			Unused
		l	К		ISIO *4	0	Yes	No	Interrupt factor flag (serial interface)
	0	0	0	11/1	0 *5	- *2			Unused
0011	0	0	0		0 *5	- *2			Unused
C2H			D		0 *5	- *2			Unused
		l	К		IK1 *4	0	Yes	No	Interrupt factor flag (K10)
	0	0	0	шио	0 *5	- *2			Unused
0011	0	0	0	IKU	0 *5	- *2			Unused
C3H			D		0 *5	- *2			Unused
		l	К		IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
	0	0	0		0 *5	- *2			Unused
0411	0	0	0	IAD	0 *5	- *2			Unused
C4H					0 *5	- *2			Unused
			К		IAD *4	0	Yes	No	Interrupt factor flag (A/D converter)
	0	0	10/1/1	10140	0 *5	- *2			Unused
0511	0	0	15001	1500	0 *5	- *2			Unused
C5H		D				0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
			К		ISW0*4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)
	174	ITO	ITO	1700	IT1 *4	0	Yes	No	Interrupt factor flag (clock timer 1 Hz)
0.011	111	112	118	1132	IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
C6H					IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			К		IT32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
					0 *5	- *2			Unused
0.011	0	EIAD	EISIO	EIPT	EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
C8H					EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	R		R/W			0	Enable	Mask	Interrupt mask register (programmable timer)
			FILM	EIKO	0 *5	- *2			Unused
0011	0	0	EIKI	EIKU	0 *5	- *2			Unused
C9H		D			EIK1	0	Enable	Mask	Interrupt mask register (K10)
		К	K K	VV	EIK0	0	Enable	Mask	Interrupt mask register (K00-K03)
	CII/02	CIIVOD	CII/01	CIIVOO	SIK03	0	Enable	Disable	Interrupt selection register (K03)
0.411	SIKU3	SIKUZ	SIKUT	SIKUU	SIK02	0	Enable	Disable	Interrupt selection register (K02)
CAH					SIK01	0	Enable	Disable	Interrupt selection register (K01)
		K	/ v v		SIK00	0	Enable	Disable	Interrupt selection register (K00)
	0	0	FIC/M4	FICINO	0 *5	_ *2			Unused
0.0011	0	0	EISWI	EISWU	0 *5	- *2			Unused
CBH					EISW1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
		к	<sup>R</sup>	VV	EISW0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	<b>FIT</b> 1	EIT2	FITO	FIT22	EIT1	0	Enable	Mask	Interrupt mask register (clock timer 1 Hz)
0011		EIIZ	EII8	EII32	EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
CCH				•	EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
		R	/ / / /		EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)

### Remarks

\*1 Initial value at the time of initial reset \*2 Not set in the circuit

- \*5 Constantly "0" when being read
- \*6 Refer to main manual

\*3 Undefined

- \*7 Page switching in I/O memory is not necessary
- \*4 Reset (0) immediately after being read

#### Table 4.2.1(b) I/O memory map (D0H–DFH)

Address		Reg	ister						Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Continient
	К03	К02	K01	к00	K03	- *2	High	Low	
DOH		1102			K02	- *2	High	Low	Input port (K00–K03)
			R		K01	- *2	High	Low	
		1	1		K00	- *2	Hign	LOW	
	0	0	0	K10	0 *5	- *2 *2			Unused
D1H					0 *5	*2			Unused
			R		K10	- *2	High	Low	Input port (K10)
	DEVAA	DEVAA	DEWAA	D E WAA	DFK03	1	7	f	
DOLL	DFK03	DFK02	DEK01	DEK00	DFK02	1		<u> </u>	Input comparison register (K00, K02)
D2H		D	0.01		DFK01	1		<u> </u>	Input comparison register (K00–K03)
					DFK00	1	7	<u> </u>	
	0	0	0	DFK10	0 *5	- *2			Unused
D3H		-			0 *5	- *2			Unused
		R		R/W	0 *5	- *2		<b>_</b>	Unused
			1		DFK10	0	<u>+</u> High		Output port (R03)
	R03	R02	R01	R00		0	On	Off	Buzzer inverted output
					R02	0	High	Low	Output port (R02)
	BZ	BZ	PTOVF	FOUT	BZ	0	On	Off	Buzzer output
D4H					R01	1	High	Low	Output port (R01)
		D	0.07		PTOVF		Off	On	PTOVF output
		ĸ	/ VV		R00	1	High	Low	Output port (R00)
			<b>I</b>		FOUT		Off	On	FOUT output
	0	IOC2	10C1	10C0	0 *5	- *2			Unused
D6H					IOC2	0	Output	Input	I/O control register 2 (P20–P23) *6
	R		R/W		1001	0	Output	Input	I/O control register 1 (P10–P13)
			I		0 *5	0 *2	Output	Input	Lipused
	0	PUP2	PUP1	PUP0	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6
D7H					PUP1	0	On	Off	Pull up control register 1 (P10–P13)
	R		R/W		PUP0	0	On	Off	Pull up control register 0 (P00–P03)
	P03	P02	P01	P00	P03	- *2	High	Low	
D8H					P02	- *2	High	Low	I/O port (P00–P03)
		R	/W		P01	- *2	High	Low	
			1		P00	- *2 *2	High	LOW	
	P13	P12	P11	P10	P13 D12	*2	High	Low	
D9H					P11	- *2	High	Low	I/O port (P10–P13)
		R	/W		P10	- *2	High	Low	
	D22	D22	D21	D20	P23	- *2	High	Low	
	P23	PZZ	PZI	P20	P22	- *2	High	Low	When P20 P23 is selected as SIO port P20
DAII		R	AM.		P21	- *2	High	Low	P23 registers will function as register only
			1		P20	- *2	High	Low	
	PFS	SDP	SCS1	SCS0	PFS	0	Serial I/F	I/O port	P2 port function selection
DBH			1		SUP SCC1	0	LSB TIRST	INISR HLST	Serial data input/output permutation
		R	/W		SCSD	0			0: slave 1: PTOVE 2: CLK/2 3: CLK
					0 *5	- *2			Unused
DOLL	0	0	SCRUN	SCTRG	0 *5	- *2			Unused
DCH				14/	SCRUN	0	Run	Stop	Serial interface status
		ĸ		VV	SCTRG*5	- *2	Trigger	-	Serial interface clock trigger
	SD3	SD2	SD1	SD0	SD3	- *2			
DDH		002	0.0.1	0.50	SD2	- *2			Serial interface data (low-order 4 bits)
		R	/W		SD1	- *2			
		1	1		SD0	- *2			- LSB
	SD7	SD6	SD5	SD4		- *2			
DEH		1	I		SD5	- *2			Serial interface data (high-order 4 bits)
		R	/W		SD4	- *2			
	0	0		0500	0 *5	- *2			Unused
DEH	0	0	SENCIDO	0300	0 *5	- *2			Unused
	1	2	R	w	CLKCHG	0	OSC3	OSC1	CPU system clock switch
					OSCC	0	On	Off	OSC3 oscillation On/Off

#### Table 4.2.1(c) I/O memory map (E0H-EFH)

Address		Reg	ister		Commont				
*7	D3	D2	D1	D0	Name	Init *1	1	0	
	07000	07000	0	D750	BZR03	0	Buzzer	DC	R03 port output selection
	BZR03	BZR02	0	BZEQ	BZR02	0	Buzzer	DC	R02 port output selection
EOH			_	<b>D</b> # 44	0 *5	- *2			Unused
	R	/W	R	R/W	B7F0	0	2kHz	4kHz	Buzzer frequency selection
					FOR00	0	FOUT	DC	R00 port output selection
	FOR00	0	FOFQ1	FOFQ0	0 *5	- *2			Unused
E1H					FOF01	0			□ FOUT frequency selection
	R/W	R	R	/W	FOFO	0			0: 512 Hz 1: 4096 Hz 2: fosc1 3: fosc3
					0 *5	*2			Unused
	0	0	0	TMRST	0 *5	*2			Unused
E2H					0 *5	*2			Unused
		R		W	TMDST*5	*2	Reset	_	Clock timer and watchdog timer reset
					TM2	= 2	Reset	_	Clock timer data (16 Hz)
	TM3	TM2	TM1	TM0	TM2	*3			Clock timer data (32 Hz)
E3H					TM1	- 5			Clock timer data (52 Hz)
		F	2		TMO	= 5			Clock timer data (04 112)
					TIVIO	= '3			Clock timer data (128 Hz)
	TM7	TM6	TM5	TM4		= .2			Clock timer data (1112)
E4H						- *3			Clock limer data (2 Hz)
		F	2		TIM5	= *3 *0			Clock timer data (4 Hz)
				1	IM4	- *3			Clock timer data (8 Hz)
	WDRST	0	WD1	WD0	WDRST*5	Reset	Reset	-	Watchdog timer reset
E5H					0 *5	- *2			Unused
	w		R		WD1	0			Watchdog timer data (1/4 Hz)
				1	WD0	0			Watchdog timer data (1/2 Hz)
	0	0	SWRUN	SWRST	0 *5	- *2			Unused
E6H		-			0 *5	- *2			Unused
LOIT	,	2	R/W	w	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
					SWRST*5	Reset	Reset	-	Stopwatch timer reset
	SWI 3	SWI 2	SWI 1	SWL0	SWL3	0			☐ MSB
E7H	020	01122	01121	020	SWL2	0			Stopwatch timer data 1/100 sec (BCD)
L''''		R			SWL1	0			
			`		SWL0	0			_ LSB
	SWH3	SWH2	SWH1	SWHO	SWH3	0			☐ MSB
ESH	500115	51112	5000	51110	SWH2	0			Stopwatch timer data 1/10 sec (BCD)
LOIT		R				0			Stop water timer data 1/10 see (BCD)
					SWH0	0			⊔ LSB
	PTR01	0	PTRUN	PTRST	PTR01	0	PTOVF	DC	R01 port output selection
FOH		-			0 *5	- *2			Unused
2311	R/W	R	R/W	w	PTRUN	0	Run	Stop	Programmable timer Run/Stop
	1011	ĸ	1010		PTRST*5	- *2	Reset	-	Programmable timer reset (reload)
	PTD1	PTD0	PTC1	PTCO	PTD1	0			☐ Programmable timer pre-divider selection
EVU		1100	1101	1100	PTD0	0			0: 1/256, 1: 1/32, 2: 1/4, 3: 1/1
ЕАП		Б	A.A.		PTC1	0			☐ Programmable timer clock source selection
		ĸ	/vv		PTC0	0			□ 0: K10 (NR), 1: K10, 2: fosc1, 3: fosc3
	DT3	рто	DT1	DTO	PT3	- *3			
EDU	F 13			FIU	PT2	- *3			Programmable timer data (low order 4 bits)
CDH		r			PT1	- *3			
		ł	< c		PT0	- *3			
	DT7	DT/	DTF	DT4	PT7	- *3			→ MSB
<b></b>			P15	P14	PT6	- *3			Drogrammable times date (high good at 11)
ECH					PT5	- *3			Programmable timer data (nign-order 4 bits)
		ŀ	< c		PT4	_ *3			
	000	DD2	001	DDA	RD3	_ *3			
EDU	RD3	RDZ	RDI	RDU	RD2	_ *3			Programmable timer reload data
EDH		-		•	RD1	- *3			(low-order 4 bits)
		R	/VV		RD0	- *3			
	D.5-5	<b>DF</b> :	85-		RD7	- *3			¬ MSB
	RD7	RD6	RD5	RD4	RD6	_ *3			Programmable timer reload data
EEH		1		1	RD5	_ *3			(high-order 4 bits)
		R	Ŵ		RD4	_ *3			
					LDTY1	0			□ LCD drive duty selection
	LDTY1	LDTY0	0	LCDON		0			0: 1/4, 1: 1/3, 2: 1/2, 3: 1/1
EFH			_		0 *5	_ *2			Unused
	R/	W	Ŕ	R/W	LCDON	0	On	Off	LCD display control (LCD display all off)
L				I		2		1	

Address		Reg	ister						Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	
					GNDON1	0			GND circuit On/Off and mode selection
ГОЦ	GINDOINT	GINDOINU	VRAUN	VRON	GNDON0	0			0: Off, 1: On1, 2: On2, 3: On3 *6
FUR		D	0.07		VRAON	0	On	Off	VR output voltage adjustment On/Off
		ĸ	/ \\		VRON	0	On	Off	VR circuit On/Off
					0 *5	- *2			Unused
	0	0	AMPONT	AMPONO	0 *5	- *2			Unused
F1H					AMPON1	0	On	On	AMP1 On/Off
		R	R	/W	AMPON0	0	On	On	AMP0 On/Off
					0 *5	- *2	-		Unused
	0	0	AMPDT1	AMPDT0	0 *5	- *2			Unused
F2H					AMPDT1	0	Hiah	Low	AMP1 output data
		I	2			0	High	Low	AMP0 output data
		1			AWFD10 0 *5	*2		LOW	Unused
	0	0	ADRS1	ADRS0	0 *5	*2			Unused
F3H						- 2			$\neg$ A/D converter resolution selection
	1	2	R	/W	ADRST	0			0, 6400, 1, 2200, 2, 1600, 2, 800
		1			ADRSU	0	Destates		□ 0. 0400, 1. 3200, 2. 1000, 3. 800
	AIS3	AIS2	AIS1	AIS0	AIS3	0	Resistor	V(to GND)	AI4/AI3 mode selection
F4H					AIS2	0	Resistor	V(to GND)	Al4/Al2 mode selection
		R	/W		AIS1	0	Differ. V	V(to GND)	AI3/AI2 mode selection
		1			AIS0	0	Differ. V	V(to GND)	AII/AI0 mode selection
	AI3	AI2	AI1	AIO	AI3	0	On	Off	Analog input terminal AI3 On/Off
E5H					Al2	0	On	Off	Analog input terminal AI2 On/Off
		R	////		Al1	0	On	Off	Analog input terminal AI1 On/Off
					AI0	0	On	Off	Analog input terminal AI0 On/Off
		0	0		ADON	0	On	Off	A/D converter clear and On/Off
EGU	1.001	0	Ū		0 *5	- *2			Unused
1011	D/M	.	R R/W		0 *5	- *2			Unused
	10/00		ĸ	R/W	AI4	0	On	Off	Analog input terminal AI4 On/Off
	4.02	402		400	AD3	0			
	ADS	ADZ	ADT	ADU	AD2	0			A/D converter count data
F/H					AD1	0			A/D converter count data
		I	<		AD0	0			
	4.0.7	4.07	4.0.5	4.54	AD7	0			
	AD7	AD6	AD5	AD4	AD6	0			
F8H			_		AD5	0			A/D converter count data
			R		AD4	0			
					AD11	0			
	AD11	AD10	AD9	AD8	AD10	0			
F9H					AD9	0			A/D converter count data
		I	R		AD8	0			
					0 *5	- *2			Unused
	0	0	ADP	AD12	0 *5	*2			Unused
FAH							$(\cdot)$		Input voltage polarity
			R		AD12	0	(1)	(7)	A/D converter count data (MSB)
		I				*2			Unused
	0	0	0	IDR	0 *5	- ~2			Unused
FBH			I		0*5	2			Unused
		I	2		0*5	- *2	العديم الما	Valia	Drused
		1		1	IUR	0	invalid	valio	Reading data status
	SVDS1	SVDS0	SVDDT	SVDON	SVDS1	0			SVD criteria voltage setting
FFH					SVDS0	0			U: 2.6 V, 1: 2.5 V, 2: 2.4 V, 3: 2.3 V
	R	w	R	R/W	SCDDT	0	Low	Normal	Supply voltage evaluation data
					SCDON	0	On	Off	SVD circuit On/Off

### Table 4.2.1(d) I/O memory map (F0H-FFH)

## CHAPTER 5

## **INITIAL RESET**

### 5.1 Initialized Status

The CPU core and peripheral circuits are initialized by initial resetting as follows:

Table 5.1.1 Initialized status

CPU Core									
Name	Symbol	Number of bits	Setting value						
Program counter step	PCS	8	00H						
Program counter page	PCP	4	1H						
New page pointer	NPP	4	1H						
Stack pointer	SP	8	Undefined						
Index register IX	IX	10	Undefined						
Index register IY	IY	10	Undefined						
Rejister pointer	RP	4	Undefined						
General-purpose register A	Α	4	Undefined						
General-purpose register B	В	4	Undefined						
Interrupt flag	Ι	1	0						
Decimal flag	D	1	0						
Zero flag	Z	1	Undefined						
Carry flag	С	1	Undefined						

Peripheral circuits								
Name	Number of bits	Setting value						
RAM	4	Undefined						
Display memory	4	Undefined *2						
Other peripheral circuit	_	*1						

\*1 See Tables 4.2.1(a)–(d)

\*2 Bits corresponding to COM0 is set to 1.

Note: Undefined values must be defined by the program.

### 5.2 Example Program for the System Initialization

Following program shows the example of the procedure for system initialization.

Label Mnemonic/operand Comment ;\* ;\* INITIAL RESET PROGRAM ;\* ; 100H ORG ; JP INIT ; ORG 110H ; INIT: ;\* INITIALIZE CPU CORE AT THE BEGINNING ; RST F,0000B ;CLEAR IDZC FLAGS ; A,08H ;SET STACK POINTER TO 080H LD LD SPH,A A,00H LDLD SPL,A ; ;\* CLEAR DATA MEMORY ; CLR: LDΑ,Ο ;CLEAR PAGE 0 AND 1 LD XP,A LD A,1 LD YP,A LD Х,ООН Y,00H LDCLR1: LBPX MX,0H ;CLEAR RAMS LDPY MY,OH LDPY MY, OH XH,08H ;CONTINUE TILL 080H CP C,CLR1 JP ; A,2 ;CLEAR PAGE 2 AND 3 LD LD XP,A LDA,3 LD YP,A Х,ООН LDLD Y,00H CLR2: LBPX MX,0H ;CLEAR RAMS

LDPY MY,OH LDPY MY,OH ХН,08Н ;CONTINUE TILL 080H CP C,CLR2 JP ; ;\* INITIALIZE PERIPHERAL CIRCUITS ; RSTCM: LD X,OE2H ;RESET CLOCK TIMER MX,0001B OR ; : ;

**5.3 Programing Note for the System Initialization** In some of initial registers and initial data memory area, the initial value is undefined after reset. Set them proper initial values by the program, as necessary.

## CHAPTER 6 PERIPHERAL CIRCUITS

## 6.1 Watchdog Timer

## **I/O data memory of** The control registers of the watchdog timer is shown in Table 6.1.1. The watchdog timer

Table 6.1.1 Control registers of watchdog timer

Address	Register								Commont						
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment						
	0			TMDCT	0 *5	- *2			Unused						
FOLL	0	0	0	TIVIRST	0 *5	- *2			Unused						
		R		D		D W		0 *5	- *2			Unused			
				vv	TMRST*5	- *2	Reset	-	Clock timer and watchdog timer reset						
	WDDCT	0 WD1				0 WD1		0 WD1		WDO	WDRST*5	Reset	Reset	-	Watchdog timer reset
E E LI	WDR31	0	WDT	WDU	0 *5	- *2			Unused						
E DH	14/				WD1	0			Watchdog timer data (1/4 Hz)						
	W		R			0			Watchdog timer data (1/2 Hz)						

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

Control of the watchdog timer

\*7 Page switching in I/O memory is not necessary

\*5 Constantly "0" when being read

\*6 Refer to main manual

The watchdog timer must be reset cyclically by the software. If reset is not executed in at least 3–4 seconds, the initial reset signal is output automatically for the CPU.

When "1" is written to WDRST, the watchdog timer is reset, and the operation restarts immediately after this. When "0" is written to WDRST, no operation results.

When "1" is written to TMRST, the watchdog timer is reset, same as the case of WDRST.

The watchdog timer operates in the HALT mode. If the watchdog timer is not reset within 3 or 4 seconds including the HALT status, the IC reactivates from initial reset status.

Example program	Following program shows the reset procedure for watchdog timer.										
for the watchdog	Label	Mnemonic/operand		Comment							
timer	; *										
	;* RESET WATCHDOG TIMER :*										
	ZWDOG	EQU	0E5H	;WATCHDOG ADDRESS							
	WDRST	EQU	1000B	;WATCHDOG RESET BIT							
	;										
		LD	X,ZWDOG	;SET WATCHDOG ADDRESS							
		OR	MX,WDRST	;RESET WATCHDOG TIMER							
	;										
Programing notes	(1) The	watch	dog timer m f thia tha w	nust be reset within 3-second cycles.							

## Because of this, the watchdog timer data (WD0, WD1) cannot be used for clocking of 3 seconds or more.

(2) When clock timer resetting (TMRST $\leftarrow"1")$  is performed, the watchdog timer is also reset.

### 6.2 OSC3

E0C6274 has two built-in oscillation circuits (OSC1 and OSC3).

## I/O data memory of The control registers of the OSC3 are shown in Table 6.2.1. the OSC3

Table 6.2.1 Control registers of OSC3

	Address		Reg	Ister			1 1 * * 1			Comment				
	*7	D3	D2	D1	DO	Name	Init *1 *2	1	0	Unused				
		0	0	CLKCHG	OSCC	0 *5	- 2 - *2			Unused				
	DFH					CLKCHG	0	OSC3	OSC1	CPU system clock switch				
		ŀ	र	R	W	OSCC	0	On	Off	OSC3 oscillation On/Off				
	*1 Initial	value a	t the tin	ne of ini	tial rese	t	*5 C	onstantl	v "0" w	hen being read				
	*2 Not se	et in the	circuit		*6 Refer to main manual									
	*3 Under	fined			*7 Page switching in I/O memory is not necessary									
	*4 Reset	(0) imn	nediatel	y after b	eing rea	d								
Con	trol of	the C	SC3	Wh	en pro	cessing	g of the	e EOC6	6274 re	equires high-speed operations,				
0011				the	CPU's	operat	ting clo	ock she	ould be	e switched from OSC1 to OSC3.				
				Wh	en the	E0C6	274's (	CPU clo	ock is t	o be OSC3_first_set_OSCC_to				
				"1"	(OSC3	oscilla	ation g	oes on	) and	then after about 5 msec set				
				CLE	CHG	to "1" (	switch	ing fro	m OS(	$C_1$ to $OSC_3$				
				Wh	en swi	tching	the clu	nig no	m 050	"3 to OSC1 first set CLKCHC to				
				"0"	and t	hen sei		" to "0	' In th	is case use a separate instruc-				
				tior	for s	vitchin	a the a	clock a	$\frac{1}{2}$ md $OS($	C3 OFF				
				101	1 101 5	viteiiii	g the t	lock a						
<b>-</b>				– Foll	owing	nrogra	m sho	ws the	oscilla	ation clock controlling proce-				
Exar	npie p	rogra	am	dur	е е	progre		we the	obein	ation clock controlling proce				
for th	ne OSC	23												
				Labe	el Mi	nemonic	operano/	d Com	nment					
				;*										
				;*	OSC3	CLOCK	CONTI	ROL						
				;*		NTT 0.		· 01		ar compo				
				ZUS CT V	CUC EQ	20 0. NT 0		, CF	U CLU	TEM CLOCK SWITCH				
								, CP	0 212	CILLATION ON/OFF				
				:	.с ву	20 0	UUID	102	05 05	CILLATION ON/OFF				
				, 053	:									
				;*	CHANG	E CLO	CK FRI	EOUENC	Y FRO	M OSC1 TO OSC3				
				LI	) X	, ZOSC	C ;SE	T OSC	3 TO ON					
					OF	R M	X,OSC	2						
				;										
					$\mathbf{LI}$	D A	,0EH	;WA	IT 5m	S				
				OS3	DLP:									
					AI	DD A	,OFH							
					JI	P N	Z,OS31	DLP						

OR MX, CLKCHG ; CHANGE CLOCK TO OSC3 RET ; OS1: ;\* CHANGE CLOCK FRWQUENCY FROM OSC3 TO OSC1 LDX,ZOSCC ; CHANGE CLOCK TO OSC1 AND MX, (NOT CLKCHG) AND OFH ; CHANGE CLOCK TO OSC1 ; AND MX, (NOT OSCC) AND OFH ;SET OSC3 TO OFF RET

**Programming notes** 

(1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.

- (2) When switching the clock from OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) To lessen current consumption, keep OSC3 oscillation OFF except when the CPU must be run at high speed.
- (4) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be OFF.

## 6.3 Input Ports (K00-K03 and K10)

## I/O data memory of The control registers of the input ports are shown in Table 6.3.1. the input ports

Address	Register								Commont
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	11/1	0 *5	- *2			Unused
0011	0	0	0		0 *5	- *2			Unused
C2H			n		0 *5	- *2			Unused
			к		IK1 *4	0	Yes	No	Interrupt factor flag (K10)
	0	0	0	IKO	0 *5	- *2			Unused
0011	0	0	0	IKU	0 *5	- *2			Unused
Con			D		0 *5	- *2			Unused
			ĸ		IK0 *4	0	Yes	No	Interrupt factor flag (K00-K03)
	0	0	EIV1	EIKO	0 *5	- *2			Unused
0011	0	0	LIKI	LIKU	0 *5	- *2			Unused
Cau		D	п	Λ <i>Λ</i> /	EIK1	0	Enable	Mask	Interrupt mask register (K10)
	K   R			VV	EIK0	0	Enable	Mask	Interrupt mask register (K00-K03)
	SIKU2	SIKUD	SIK01	SIKOO	SIK03	0	Enable	Disable	Interrupt selection register (K03)
CALL	SIKUS	SIKUZ	SIKUT	SIKUU	SIK02	0	Enable	Disable	Interrupt selection register (K02)
CAR	DAN				SIK01	0	Enable	Disable	Interrupt selection register (K01)
		ĸ	/ \\		SIK00	0	Enable	Disable	Interrupt selection register (K00)
	K02	KUD	K01	KOO	K03	- *2	High	Low	
	KU3	KUZ	KUT	KUU	K02	- *2	High	Low	Input port (K00, K02)
DUN	B				K01	- *2	High	Low	Input port (K00–K03)
			ĸ		K00	- *2	High	Low	
	0	0	0	K10	0 *5	- *2			Unused
		0	0	KIU	0 *5	- *2			Unused
			D		0 *5	- *2			Unused
			N		K10	- *2	High	Low	Input port (K10)
	DEK03		DEK01	DEK00	DFK03	1	7		
Поп	DI KUJ	DI KUZ	DIRUI	DI KOU	DFK02	1	7		Input comparison register (K00, K03)
DZH		D	////		DFK01	1	7	L I	Input comparison register (K00–K03)
		ĸ	/ vv		DFK00	1	7		
	0	0	0		0 *5	- *2			Unused
				DIKIU	0 *5	- *2			Unused
Don		D		DM	0 *5	- *2			Unused
		к		r(/vv	DFK10	1	L L		Input comparison register (K10)

Table 6.3.1 Control registers of input ports

\*1 Initial value at the time of initial reset \*2 Not set in the circuit \*5 Constantly "0" when being read

\*6 Refer to main manual

\*3 Undefined

\*4 Reset (0) immediately after being read

\*7 Page switching in I/O memory is not necessary

Control of the input ports

### Reading of input data

Input data of the input port terminal may be read out with registers K00–K03 and K10. The terminal voltage of 5 bits input ports are each reading as "1" and "0" at high (VDD) level and low (VSS) level, respectively.

### Input interrupt (K00-K03)

The input interrupt timing of K00–K03 can be set to generate interrupt at the rising edge or falling edge of the input by the setting of input comparison registers DFK00–DFK03. When DFK register is set to "1", the falling edge of the input becomes an interrupt generating condition, the rising edge when set to "0". Moreover, the interrupt mask can be set with the interrupt mask register EIK0. And each K00–K03 inputs interrupt can be selected by the interrupt selection registers SIK00–SIK03. So if you want enable interrupt, for example K03, set EIK0 and SIK03 to "1". However, if the interrupt of any one of K00–K03 is enabled, interrupt will be generated when the content change from matched to no matched with the input comparison register.

When interrupt is generated, the interrupt factor flag IKO is set to "1".

Figure 6.3.1 shows an example of an interrupt for K00-K03.

### Input interrupt (K10)

The input interrupt timing of K10 can be set to generate interrupt at the rising edge or falling edge of the input by the setting of input comparison registers DFK10. When DFK10 register is set to "1", the falling edge of the input becomes an interrupt generating condition, the rising edge when set to "0".

The interrupt mask can be selected with the interrupt mask register EIK1. When interrupt is generated, the interrupt factor flag IK1 is set to "1".

Figure 6.3.2 shows an example of an interrupt for K10.





0

 $\rightarrow$  Interrupt generation

Because K10 is not matched with DFK10.

Example program	Following program shows the input ports controlling procedure.										
for the input ports	Label	Mnemo	onic/operand	Comment							
	;* ;* IN1 :*	;* ;* INPUT PORT ;*									
	ZIK1	EQU	0C2H	;K10 INTERRUPT FACTOR FLAG							
	ZEIK EIK1	EQU EQU	0C9H 0010B	<pre>;K0 INTERRUPT MASK REGISTER ;K10</pre>							
	EIKO	EOU	0001B	;K0							
	ZSIK0	EQU	0CAH	;K0 INTERRUPT SELECTION REGISTER							
	ZK0	EQU	0D0H	;K0 INPUT PORT							
	ZK1	EQU	0D1H	;K10 INPUT PORT							
	ZDFK0	EQU	0D2H	;K0 DIFFERENTIAL REGISTER							
	ZDFK1	EQU	0D3H	;K10 DIFFERENTIAL REGISTER							
	;										
		ORG	108H								
		JP	KOINT	;K0 INTERRUPT ROUTINE							
		ORG	10AH								
		JP	Klint	;K10 INTERRUPT ROUTINE							
	;										
	K0K10	:									
	;* IN]	PUT PO	RT KO & K	10 INITIAL ROUTINE							
	;										
		LD	х, 2КО	;INITIALIZE FOR ;DIFFERENTIAL REGISTERS							
		LD	Y,ZDFK0								
		LD	MY,MX								
		LD	X,ZK1								
		LD	Y,ZDFK1								
		LD	MY,MX								
	;										
		DI									
		LD	X,EIK								
		LD	MX,EIK1	OR EIKO							
				;ENABLE KO AND K1 INPUT PORT							
		LD	X,ZSIKO	;ENABLE K00, K01, K02, K03							
		LD	MX, OFH								
		LD	X,ZIKl	RESET INTERRUPT FLAG							
		LDPX	A,MX								
		LD	A,MX								
		EI									
		RET									
	;	_									
	KUINT										
	;* KO	TNIER	RUPT SERV	ICE ROUTINE							
	i	TD	W 87.00								
		ТП	X,ZIKU								
		ър •	A,MX								
	'	•									

; : X,ZKO LD ;STORE DIFFERENTIAL REGISTER Y,ZDFK0 LD LD MY,MX EТ RET ; K1INT: ;\* K1 INTERRUPT SERVICE ROUTINE ; LD X,ZIK1 LD A,MX : ; ; : LD X,ZK1 ;STORE DIFFERENTIAL REGISTER Y,ZDFK1 LD MY,MX LDΕI RET ; (1) When input ports are changed from low to high by pull up **Programming notes** resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression.  $10 \times C \times R$ C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up resistance 300 k $\Omega$ (2) Write the interrupt mask register (EIK) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction. (3) Reading of interrupt factor flags is available at EI, but be careful in the following cases. If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

## 6.4 Output Ports (R00–R03)

## I/O data memory of The control registers of the output ports are shown in Table 6.4.1. the output ports

Address	Register							Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	Daa	D02	D01	D00	R03	0	High	Low	Output port (R03)
	RUS	RUZ	RUI	RUU	BZ		On	Off	Buzzer inverted output
	<b>D</b> 7	D7			R02	0	High	Low	Output port (R02)
	DZ	DZ	FION	1001	BZ		On	Off	Buzzer output
D4H					R01	1	High	Low	Output port (R01)
		D	A.M.		PTOVF		Off	On	PTOVF output
		ĸ	VV		R00	1	High	Low	Output port (R00)
					FOUT		Off	On	FOUT output
	BZR03	BZR02	02 0	BZFQ	BZR03	0	Buzzer	DC	R03 port output selection
FOLL					BZR02	0	Buzzer	DC	R02 port output selection
EUH				DM	0 *5	- *2			Unused
	R/W		к	FK/ VV	BZFQ	0	2kHz	4kHz	Buzzer frequency selection
		0	E0E01	FOFQ0	FOR00	0	FOUT	DC	R00 port output selection
E 41.1	TORUU		10101		0 *5	- *2			Unused
	DM	р	D	NA/	FOFQ1	0			FOUT frequency selection
	IK/ VV	ĸ	K/	vv	FOFQ0	0			0: 512 Hz, 1: 4096 Hz, 2: fosc1, 3: fosc3
	DTD01	0		DTDCT	PTR01	0	PTOVF	DC	R01 port output selection
FOU	PIRUI	U	PIRUN	PIRSI	0 *5	- *2			Unused
E9H	D/W	P	D/W	\M/	PTRUN	0	Run	Stop	Programmable timer Run/Stop
	IN W	к	K/W	vv	PTRST*5	-	Reset	-	Programmable timer reset (reload)

Table 6.4.1 Control registers of output ports

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read \*6 Refer to main manual

\*2 Not set in the circuit

\*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*4 Reset (0) immediately after being read

## Control of the general output ports

The E0C6274 has 4 bits (R00–R03) general output ports built-in. Output port terminals will generate the data written into the corresponding registers (R00–R03) as it is. The output port terminal goes high (VDD) when "1" is written to the register, and goes low (Vss) when "0" is written. The output ports R03 and R02 are initialized to low level (0), R01 and R00 are initialized to high level (1) after an initial reset.

The output ports R00–R03 are all software programmable for special use output ports as shown in the later of this section. So please set the following registers to "0" when want to use R00–R03 as general output ports.

BZR03: E0H•D3, BZR02: E0H•D2, PTR01: E9H•D3, FOR00: E1H•D3

#### Following program shows the output ports controlling procedure in Example program ordinary DC output case. for the general Loading B register data into R00-R03 output ports Label Mnemonic/operand Comment ;\* ;\* OUTPUT PORT ;\* ;\* LOADING DATA OF B REGISTER TO R00-R03 ZR0 EQU 0D4H ;R0 OUTPUT PORT ZBZCTL EOU 0E0H ;BUZZER CONTROL REGISTER 1000B BZR03 EQU ;R03 PORT OUTPUT SELECTION BZR02 EOU 0100B ;R02 PORT OUTPUT SELECTION ZFOCTL EQU 0E1H ;FOUT CONTROL REGISTER FOR00 EQU 1000B ;R00 OUTPUT PORT SELECTION ZPTC EQU ; PROGRAMMABLE TIMER CONTROL REGISTER 0E9H PTR01 EOU 1000B ;R01 PORT OUTPUT SELECTION ; LD X,ZBZCTL ;DISABLE BUZZER OUTPUT TO R03 & R02 AND MX, (NOT (BZR02 OR BZR03)) AND OFH LD X,ZFOCTL ;DISABLE FOUT OUTPUT TO ROO AND MX, (NOT FOR00) AND OFH LD X,ZPTC ; DISABLE PTOVF OUTPUT TO R01 MX, (NOT PTR01) AND OFH AND ; LD X,ZRO ;SET OUTPUT PORT ADDRESS LD MX,B ;OUTPUT B REGISTER TO RO PORT

As shown in Figure 6.4.1, the above program loads the data of the B register into the output ports.



The output data can be taken from the A register, MX, or immediate data instead of B register.

Fig. 6.4.1 Correspondence between output ports (R00–R03) and B register

# Control of the special use output ports

Table 6.4.2 Special output

In addition to the regular DC output, special output can be se-
lected by software for output ports (R00-R03), as shown in Table
6.4.2.

Pin name	When special output is selected
R00	FOUT output
R01	<b>PTOVF</b> output
R02	BZ (buzzer) output
R03	$\overline{\text{BZ}}$ (buzzer inverted) output





Fig. 6.4.2 Structure of output ports (R00–R03)

#### **Buzzer output**

BZR03 and BZR02 is to select R03 and R02 for  $\overline{\text{BZ}}$  (buzzer inverted) output and BZ (buzzer) output, respectively. So when you want to use R03 or R02 as buzzer inverted output or buzzer output, set BZR03 or BZR02 to "1" first.

When "1" is set on R02, buzzer signal is generated from R02 terminal. When "0" is set on R02, R02 terminal output goes low (Vss). The R03 control way is the same with R02. But the R03 is output the buzzer inverted signal to the terminal.

The buzzer frequency may be selected as 2 kHz or 4 kHz by software. When BZFQ (E0H•D0) is set to "0", the frequency of the buzzer signal is set in 4 kHz, and in 2 kHz when "1" is set.

### **FOUT** output

The FOR00 is to select R00 for FOUT output. So when you want to use R00 as FOUT output, set FOR00 to "1", and R00 to "0". When R00 is selected to  $\overline{FOUT}$  output, it outputs the clock of fosc3, fosc1 or the demultiplied fosc1. The clock frequency can be selected by registers FOFQ1 and FOFQ0, from the frequencies listed in Table 6.4.3.

	I able 6.4.3	
FOUT	clock frequency	

FOFQ1	FOFQ0	Clock frequency (Hz)
0	0	512
0	1	4,096
1	0	fosc1
1	1	fosc3

**Note:** A hazard may occur when the FOUT signal is turned ON or OFF.

### **PTOVF** output

The PTR01 is to select R01 for  $\overrightarrow{\text{PTOVF}}$  output. So when you want to use R01 as  $\overrightarrow{\text{PTOVF}}$  output, set PTR01 to "1", and R01 to "0". The  $\overrightarrow{\text{PTOVF}}$  signal is come from programmable timer. See Section 6.9, "Programmable Timer".

Following program shows the special use output ports controlling Example program procedure. for the special use Label Mnemonic/operand Comment output ports ;\* SPECIAL USE OUTPUT PORT ;\* ; ZR0 EQU 0D4H ;R0 OUTPUT PORT ZBZCTL EQU 0E0H ; BUZZER CONTROL REGISTER ZFOCTL EQU 0E1H ;FOUT CONTROL REGISTER ZPTC1 EQU 0E9H ; PROGRAMMABLE TIMER CONTROL REGISTER 1 ZPTC2 EQU 0EAH ; PROGRAMMABLE TIMER CONTROL REGISTER 2 ZRDL EQU 0EDH ; PROGRAMMABLE TIMER RELOAD REGISTER LOW ZRDH EOU 0EEH ; PROGRAMMABLE TIMER RELOAD REGISTER HIGH ; ;\* BUZZER OUTPUT ; BZON: X,ZBZCTL ;SELECT R03 & R02 AS BUZZER OUTPUT LD MX,1101B ;SELECT 2 KHz FREQUENCY FOR BUZZER LD ; OUTPUT LD X,ZRO LD MX,1100B ;TURN ON R03 & R02 OUTPUT PORT ; ; ;\* FOUT OUTPUT ; FOUT: LD X,ZRO AND MX,1110B ;TURN OFF R00 OUTPUT PORT LD X,ZFOCTL

LD MX,1000B ; SELECT R00 FOR FOUT, ;AND SET 512 Hz FREQUENCY ; ; ; \* PTOVF OUTPUT PTOVF: LD X,ZRO AND MX,1101B ;TURN OFF R01 OUTPUT PORT X,ZPTC2 LD LD MX,1110B ;SELECT OSC1 = 32 KHz LD X,ZRDL ;SET RELOAD REGISTER = (0,0)LBPX MX,00H ; X,ZPTC1 LD MX,0001B ; RESTORE PROGRAMMABLE TIMER OR OR MX,0010B ; RUN PROGRAMMABLE TIMER OR MX,1000B ; SELECT R01 AS PTOVF OUTPUT ;

**Programming notes** 

(1) When BZ, BZ, FOUT and PTOVF output are selected by software, a hazard may be observed in the output waveform when the data of the output register changes.



- (2) When R00 is used for general output port, set FOR00 to "0". When R00 is used for FOUT output, set FOR00 to "1".
- (3) When R01 is used for general output port, set PTR01 to "0". When R01 is used for PTOVF output, set PTR01 to "1".
- (4) When R02 is used for general output port, set BZR02 to "0". When R02 is used for buzzer output, set BZR02 to "1".
- (5) When R03 is used for general output port, set BZR03 to "0". When R03 is used for buzzer inverted output, set BZR03 to "1".

## 6.5 I/O Ports (P00-P03, P10-P13 and P20-P23)

## I/O data memory of The control registers of the I/O ports are shown in Table 6.5.1. the I/O ports

Address		Register							Comment					
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment					
	0	1000	1001	1000	0 *5	- *2			Unused					
Dell	U	1002	1001	1000	IOC2	0	Output	Input	I/O control register 2 (P20–P23) *6					
	D		DM		IOC1	0	Output	Input	I/O control register 1 (P10-P13)					
	ĸ		K/W			0	Output	Input	I/O control register 0 (P00-P03)					
	0	בסווס			0 *5	- *2			Unused					
D711	U	PUPZ	PUPT	PUPU	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6					
D/H	D		DM		PUP1	0	On	Off	Pull up control register 1 (P10-P13)					
	ĸ		K/W			0	On	Off	Pull up control register 0 (P00-P03)					
	P03	002	002	D02	D0.2	D0.2	D02	D01	DOO	P03	- *2	High	Low	7
Dall		P02	PUI	FUU	P02	- *2	High	Low	I/O port (P00–P03)					
		D			P01	- *2	High	Low						
		ĸ	vv		P00	- *2	High	Low						
	P13	D12	D11	P10	P13	- *2	High	Low						
DOLL		FIZ	FII		P12	- *2	High	Low	1/O port (P10, P12)					
Dau		D	ΛΛ/		P11	- *2	High	Low	1/0 poit (F10–F13)					
		K/	vv		P10	- *2	High	Low						
	D12	<b>D</b> 22	D21	D20	P23	- *2	High	Low	U(0 port (P20, P23)					
	FZJ	F Z Z	P21	P20	P22	- *2	High	Low	When P20, P22 is selected as SIO port, P20					
DAL		D	0.07		P21	- *2	High	Low	P22 registers will function as register only					
		ĸ	vv		P20	- *2	High	Low						

Table 6.5.1 Control registers of I/O ports

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*6 Refer to main manual \*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*2 Not set in the circuit

\*4 Reset (0) immediately after being read

## Control of the I/O ports

The EOC6274 contains 3 sets of general I/O port (4 bits  $\times$  3). These ports can be use as input port or output port, according to I/O port control register IOC (D6H). When IOC is "0", the port is set for input, when it is "1", the port is set for output.

### How to set as input

Set "0" in the I/O port control register D6H, D0 (D1 for P1, D2 for P2) and the I/O port (P00–P03) is set as an input port. The state of the I/O port (P00–P03) is decided by the address D8H (D9H for P1, DAH for P2). (In the input mode, the port level is read directly.) The P0, P1 and P2 I/O ports can be pull up by software. Set "1" in the I/O pull up control register D7H, D0 (D1 for P1, D2 for P2) and the pull up register will directly connect to P00–P03 internally.

### How to set as output

	Set "1" in the I/O port control register D6H, D0 (D1 for P1, D2 for P2) and the I/O port (P00-P03) is set as an output port. The state of the I/O port (P00-P03) is decided by the address D8H (D9H for P1, DAH for P2). This data is held by the register, and can be set regardless of the contents of the I/O control registers. (The data can be set whether I/O ports are input ports or output ports is read directly.)								
	If perfe <u>the reg</u> (input	If perform the read out I/O port in each mode; <u>when output mode</u> , <u>the register value is read out</u> , <u>and when input mode</u> , <u>the port value</u> ( <u>input voltage level</u> ) is read out.							
	The I/O control registers are cleared to "0" (input/output ports are set as input ports), and the data registers are also cleared to "0" after an initial reset.								
Note:	: P2 port can be used as general I/O port or serial interface port. It is selected by PFS (DBH•D3). When PFS is set to "0", then P2 port is an I/O port. When PFS is set to "1", then P2 port is a serial interface port.								
Example program	Following program shows the I/O ports controlling procedure.								
for the I/O ports	Loading P00–P03 input data into A register								
	Label Mnemonic/operand Comment								
	;*								
	;* I/( :*	O PORT							
	;* LO2	ADING 1	P00-P03 INE	PUT DATA INTO A REGISTER					
	;								
	ZIOC	EQU	0D6H	; I/O PORT CONTROL REGISTER					
	ZPUP ZPO	EQU	0D7H 0D8H	I/O PORT PULL-UP CONTROL REGISTER					
	;	цõõ	00011	/1/0 1011 100 105					
		LD	Y,ZIOC	;SET I/O PORT CONTROL ADDRESS					
		AND	MY,1110B	;SET P00-P03 AS INPUT PORT					
		LD	Y,ZPUP	;SET PULL-UP CONTROL REGISTER ADDRESS					
		OR	MY,0001B	; PULL UP POU-PO3 TO VDD					
		תו	1,2PU 7 MV	ICAL ADDRESS OF PUU-PU3					
	;	ЧЦ	A, MI	TIOAD DATA INTO A REGISTER					
	As sho I/O po	own in orts int	Figure 6.5.1 o the A regis	, the above program loads the data of the ster.					

Fig. 6.5.1 Loading into the A register D2

P02

D1

P01

D0

P00

D3

P03

Loading P00–P03 output data into A register

```
Label Mnemonic/operand Comment
```

```
;*
;* I/O PORT
;*
;* LOADING P00-P03 OUTPUT DATA INTO A REGISTER
;
ZIOC
      EQU
            0D6H
                      ;I/O PORT CONTROL REGISTER
ZPUP
      EQU
            0D7H
                      ;I/O PORT PULL-UP CONTROL REGISTER
ZP0
      EQU
            0D8H
                      ;I/O PORT P00-P03
;
            Y,ZPUP
      LD
                      ;SET PULL-UP CONTROL
                      ;REGISTER ADDRESS
      AND
            MY,1110B ; DISABLE P00-P03 PULL UP RESISTORS
      LD
            Y,ZIOC
                     ;SET I/O PORT CONTROL ADDRESS
            MY,0001B ;SET P00-P03 AS OUTPUT PORT
      OR
      LD
            Y,ZPO
                      ;SET ADDRESS OF P00-P03
      LD
            A,MY
                      ;LOAD DATA INTO A REGISTER
;
```

As shown in Figure 6.5.2, the fabove program loads the data of the I/O ports into the A register.



Fig. 6.5.2 Control of I/O port (Input)

Data can be loaded from the I/O port into the B register or MX instead of the A register.

Label	Mnemo	onic/operand	Comment
;*			
;* I/C	) PORT		
;*			
;* LOA	DING C	CONTENTS OF	F B REGISTER INTO P00-P03
;			
ZIOC	EQU	0D6H	;I/O PORT CONTROL REGISTER
ZPUP	EQU	0D7H	;I/O PORT PULL-UP CONTROL REGISTER
ZP0	EQU	0D8H	;I/O PORT P00-P03
;			
	LD	Y,ZPUP	;SET PULL-UP CONTROL REGISTER ADDRESS
	AND	MY,1110B	;DISABLE P00-P03 PULL UP RESISTORS
	LD	Y,ZIOC	;SET I/O PORT CONTROL ADDRESS
	OR	MY,0001B	;SET P00-P03 AS OUTPUT PORT
	LD	Y,ZPO	;SET ADDRESS OF P00-P03
	LD	MY,B	;LOAD DATA INTO P00-P03
;			

#### Loading contents of B register into P00–P03

As shown in Figure 6.5.3, the above program loads the data of the B register into the I/O ports.



Fig. 6.5.3 Control of I/O port (Output)

The output data can be taken from the A register, MX, or immediate data instead of the B register.

Serial I/O port	The I/O port P20–P23 may be set by software as serial I/O port for the serial interface.					
	<ul> <li>P20: Serial interface data input port (SIN)</li> <li>P21: Serial interface data output port (SOUT)</li> <li>P22: Serial interface clock port (SCLK)</li> <li>P23: Serial interface inverted READY signal (SRDY)</li> </ul>					
	The function of serial interface is explained in Section 6.10.					
Programming notes	(1) When P20-P23 is used as general I/O ports, set PFS to "0".					
	(2) When P20-P23 is used as serial I/O ports, set PFS to "1".					
	(3) When in the input mode, I/O ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.					
	Particular care needs to be taken of the key scan during key matrix configuration.					
	Make this waiting time the amount of time or more calculated					
	by the following expression.					
	$10 \times C \times R$					
	C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up registance 300 kΩ					

## 6.6 LCD Driver

#### The control registers of the LCD driver are shown in Table 6.6.1. I/O data memory of the LCD driver

Table 6.6.1 Control reg	gisters of LCD driver
-------------------------	-----------------------

Address		Regi	ster						- Comment		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	I DTV1		0		LDTY1	0			☐ LCD drive duty selection		
EFH	LUTTI	LDTTU	U	LODON	LDTY0	0			0: 1/4, 1: 1/3, 2: 1/2, 3: 1/1		
	R/W		D	R/W	0 *5	- *2			Unused		
			ĸ		LCDON	0	On	Off	LCD display control (LCD display all off)		

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary \*4 Reset (0) immediately after being read

		<b>,</b>	0			
Address	Low					

Address Page	Low High	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0.2	8																
0–3	9					Disp	nay n	nemo	ory (3	2 WOI	as x	4 DIts	5) VV				

Fig. 6.6.1 Display memory map

### Control of the LCD driver

The E0C6274 contains 128 bits of display memory in addresses 80H to 9FH of the data memory.

\*5 Constantly "0" when being read

It's LCD common can be software programmable for 4 COM, 3 COM, 2 COM or 1 COM. So each display memory can be assigned to any 128 bits (32 SEG  $\times$  4 COM), 96 bits (32 SEG  $\times$  3 COM), 64 bits (32 SEG  $\times$  2 COM), or 32 bits (32 SEG  $\times$  1 COM) of the 128 bits for the LCD driver by using a segment mask option. The remaining bits of display memory are not connected to the LCD driver, and are not output even when data is written. An LCD segment is on with "1" set in the display memory, and off with "0" set in the display memory. The display memory cannot be read because it is a write-only RAM.

· LCD drive duty selection is control by registers LDTY1 and LDTYO (EFH•D3, D2).

Table 6.6.2 LCD drive duty selection

LDTY1	LDTY0	LCD drive duty
0	0	1/4 (dynamic)
0	1	1/3 (dynamic)
1	0	1/2 (dynamic)
1	1	1/1 (dynamic)

 LCD display ON/OFF is controlled by register LCDON (EFH•D0). Set LCDON to "1" to turn on LCD.

Set LCDON to "0" to turn off LCD.

Figure 6.6.2 is an example of the 7-segment LCD assignment.



Addross		Register								
Audiess	D3	D2	D1	D0						
90H	d	с	b	а						
91H		g	f	e						

Fig. 6.6.2 7-segment LCD assignment

In the assignment shown in Figure 6.6.2, the 7-segment display pattern is controlled by writing data to display memory addresses 90H and 91H.

Example program	
for the LCD driver	

### LCD common control and display ON/OFF

Label	Mnemo	nic/operand	Comment
;*			
;* LCI	D DRIVE	ER	
;*			
;* TUF	RN ON I	LCD AND US	SE 4 COMMONS
;			
ZLCDC	EQU	OEFH	;LCD CONTROL REGISTER
;			
	LD	X,ZLCDC	;SET LCD CONTROL REGISTER ADDRESS
	LD	MX,0001B	;SET DUTY AS 1/4 (4 COMMONS)
			;SET LCD DISPLAY ON
:			

#### **Displaying 7-segment**

The LCD display routine using the assignment of Figure 6.6.2 can be programmed as follows.

Lab	el I	Mne	mor	nic/oper	and	Cor	nmei	nt
;*								
;*	LCD	DR	IVE	R				
;*								
;*	SEVE	IN	SEG	MENT	CHAF	RAC	ΓER	GENERATOR
;								
	(	ORG	;	000H				
	]	RET	D	3FH		;0	IS	DISPLAYED
	]	RET	D	06H		;1	IS	DISPLAYED
	]	RET	D	5BH		;2	IS	DISPLAYED
	]	RET	D	4FH		;3	IS	DISPLAYED
	]	RET	D	66H		;4	IS	DISPLAYED
	]	RET	D	6DH		;5	IS	DISPLAYED
	]	RET	D	7dh		;6	IS	DISPLAYED
	]	RET	D	07H		;7	IS	DISPLAYED
	]	RET	D	7FH		;8	IS	DISPLAYED
	]	RET	D	бFН		;9	IS	DISPLAYED
;								
SEV	/ENS:							
	]	LD		в,0		;PI	REPA	are b as 0 for jump
	]	LD		X,090	ЭH	;SI	ET I	LCD DISPLAY MEMORY ADDRESS
	i	JPB	BA			;JT	JMP	TO TABLE
;								

When the above routine is called (by the CALL or CALZ instruction) with any number from "0" to "9" set in the A register for the assignment of Figure 6.6.3, seven segments are displayed according to the contents of the A register.

A resister	Display								
0		2	Ŋ	4	Ч	6	6	8	8
1		3	Ξ	5	S	7	7	9	9

Fig. 6.6.3 Data set in A register and display patterns

> The RETD instruction can be used to write data to the display memory only if it is addressed using the X register. (Addressing using the Y register is invalid.)

Note that the stack pointer must be set to a proper value before the CALL (CALZ) instruction is executed.


#### Bit-unit operation of the display memory

## 6.7 Clock Timer

#### The control registers of the clock timer are shown in Table 6.7.1. I/O data memory of the clock timer

Address		Reg	ister						Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	IT1	172	ITO	IT22	IT1 *4	0	Yes	No	Interrupt factor flag (clock timer 1 Hz)
COLL	111	112	110	1132	IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
			C		IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			`		IT32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
	EIT1	EIT2	EIT0	EIT22	EIT1	0	Enable	Mask	Interrupt mask register (clock timer 1 Hz)
CCL	LIII	LIIZ	LIIO	LIIJZ	EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
ССП		D	Λ <i>Ν</i> /		EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
		ĸ	vv		EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
	0	0	0	TMPST	0 *5	- *2			Unused
EDU	Ŭ	Ŭ	Ŭ		0 *5	- *2			Unused
EZN	D W				0 *5	- *2			Unused
	R VV			vv	TMRST*5	- *2	Reset	-	Clock timer and watchdog timer reset
	TM3	TMO	TM1	TM0	TM3	- *3			Clock timer data (16 Hz)
EOL	TIVIS	TIVIZ	TIVIT		TM2	- *3			Clock timer data (32 Hz)
ESH		г			TM1	- *3			Clock timer data (64 Hz)
		г	¢.		TM0	- *3			Clock timer data (128 Hz)
	тм7	TM6	TM5	тми	TM7	- *3			Clock timer data (1 Hz)
	TIVI7	TIVIO	LIND	111/14	TM6	- *3			Clock timer data (2 Hz)
⊑4⊓					TM5	- *3			Clock timer data (4 Hz)
		г	N N		TM4	- *3			Clock timer data (8 Hz)

Table 6.7.1 Control registers of clock timer

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*2 Not set in the circuit

\*6 Refer to main manual \*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*4 Reset (0) immediately after being read

### Control of the clock timer

E0C6274 has a clock timer with OSC1 (crystal oscillation) as basic oscillation built-in.

#### **Clock timer data**

The 128-1 Hz timer data of the clock timer can be read out with TM0-TM7 registers (E3H and E4H).

#### **Clock timer reset**

By writing "1" on TMRST (E2H•D0), the clock timer is reset and all timer data are set to "0".

#### **Timer interrupt**

The clock timer interrupt is generated at the falling edge of the frequencies (32 Hz, 8 Hz, 2 Hz and 1 Hz). At this time, the corresponding interrupt factor flag (IT32, IT8, IT2 and IT1) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT32, EIT8, EIT2 and EIT1).

However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

Address	Register	Frequency	Clock timer timing chart
	D0	128 Hz	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	D1	64 Hz	
E3H	D2	32 Hz	
	D3	16 Hz	
	D0	8 Hz	
	D1	4 Hz	
	D2	2 Hz	
	D3	1 Hz	
32 Hz interrupt request		t request	* * * * * * * * * * * * * * * * * * * *
8 Hz interrupt request			t t t t t t t t
2 Hz interrupt request			t t
1 Hz	interrup	t request	t

Fig. 6.7.1 Timing chart of clock timer

# Example program for the clock timer

#### Following program shows the clock timer controlling procedure.

Label	Mnemo	nic/operand	Commen	t		
;*						
;* CLO	СК ТІМ	ER				
;*						
ZIT	EQU	0С6Н	; CLOCK	TIMER	INTERRUPT	FACTOR FLAG
ZEIT	EQU	0CCH	; CLOCK	TIMER	INTERRUPT	MASK REGISTER
ZTMRST	EQU	0E2H	; CLOCK	TIMER	RESET	
ZTML	EQU	0E3H	; CLOCK	TIMER	DATA LOW	
ZTMH	EQU	0E4H	; CLOCK	TIMER	DATA HIGH	
;						
	ORG	102H				
	JP	TMINT	;TIMER	INTER	RUPT ROUTII	NE
;						
TMINIT	:					
	LD	X,ZTMRST	;RESET	CLOCK	TIMER	
	OR	MX,0001B				
;						
	DI					
	LD	X,ZIT	;RESET	IT FLA	AGS	

		LD	A,MX							
	;	LD LD EI RET	X,ZEIT MX,0100B	;SET TO TIMER MASK REGISTER ;ENABLE TIMER 2 Hz INTERRUPT						
	;* CLOCK TIMER INTERRUPT									
	;									
	TMINT	:								
		LD	X,ZIT	;LOAD TIMER INTERRUPT FLAG ;TO B REGISTER						
		LD	B,MX							
		FAN	B,0100B	CHECK TIMER 2 Hz INTERRUPT FLAG						
		JP	Z,TMINT1	;NO, THEN JMP						
		LD	X,Z'I'ML	SET TO TIMER DATA ADDRESS						
		LDPX	A,MX	READ TIMER LOW INTO A REGISTER						
		עם י	в,мх	READ TIMER HIGH INTO B REGISTER						
	;	י חת הם	E PROCEDII	RE FOR 2 H7 INTERRIDT SERVICE						
	;	:								
	TMINT1:									
		EI								
		RET								
	;									
Programming notes	(1) Be TM	sure to 3) then	data readir high-order	ng in the order of low-order data (TM0- data (TM4-TM7).						
	(2) When the clock timer has been reset, the interrupt factor flag (IT) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.									
	(3) When the clock timer has been reset, the watchdog timer is also reset.									
	(4) Write the interrupt mask register (EIT) only in the DI statistic (interrupt flag = "0"). Writing during EI status (interrupt "1") will cause malfunction.									

## 6.8 Stopwatch Timer

# I/O data memory of the stopwatch timer are shown in Table 6.8.1.

Address	Register							Commont	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	ICW/1	1011/0	0 *5	- *2			Unused
CELL	0	0	13101	13000	0 *5	- *2			Unused
					ISW1*4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
			ĸ		ISW0*4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)
	0	0	EICW/1	EIC/MO	0 *5	- *2			Unused
	0	0	EISWI	EISWU	0 *5	- *2			Unused
СВН			DAV		EISW1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
	ĸ		K/W		EISW0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	0	0	SWDUN	CWDCT	0 *5	- *2			Unused
Бен	0	U	SWRUN	300831	0 *5	- *2			Unused
				\M/	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
	к		F\$/ VV	VV	SWRST*5	Reset	Reset	-	Stopwatch timer reset
	SM/1 2	SW/I 2	S\W/I 1	S/WI 0	SWL3	0			☐ MSB
	SWLS	JULZ	JVLI	SWLU	SWL2	0			Storwatch timer data 1/100 and (BCD)
			٦ ٦		SWL1	0			Stopwatch timer data 1/100 sec (BCD)
		ſ	τ.		SWL0	0			⊥ <sub>LSB</sub>
	C/M/LI2	CM/HD	CM/LI1	SWHO	SWH3	0			→ MSB
ГОЦ	30003	JW/⊓Z	3₩ΠΙ	30000	SWH2	0			Stopwatch timer data 1/10 and (BCD)
EQH					SWH1	0			Stopwatch timer data 1/10 sec (BCD)
			ĸ		SWH0	0			⊥ <sub>LSB</sub>

Table 6.8.1 Control registers of clock timer

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*6 Refer to main manual \*7 Page switching in I/O memory is not necessary

\*3 Undefined

\*2 Not set in the circuit

\*4 Reset (0) immediately after being read

# Control of the stopwatch timer

The E0C6274 contains 1/100 sec and 1/10 sec stopwatch timers. Starting, stopping, and resetting the timer can be controlled by register.

#### Stopwatch timer data

This timer can be loaded in 4-bit units. It can be read out with SWL (E7H) and SWH (E8H).

#### Stopwatch timer reset

By writing "1" on SWRST (E6H•D0), the stopwatch timer is reset and stopwatch timer data (SWH, SWL) are set to "0".

#### Stopwatch timer RUN/STOP

By writing "1" on SWRUN (E6H•D1), the stopwatch timer is starting. By writing "0" on SWRUN, then it stop counting.

#### Stopwatch timer interrupt

D3

1 Hz interrupt request

The stopwatch timer interrupt is generated at the falling edge of the frequencies (10 Hz and 1 Hz). At this time, the corresponding interrupt factor flag (ISW0 and ISW1) is set to "1".

Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EISW0 and EISW1). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

Address	Register	Stopwatch timer (SWL) timing chart						
	D0							
E7H	D1							
(1/100 sec BCD)	D2							
	D3							
10 Hz interrup	t request	<b>↑ ↑</b>						
Address	Register	Stopwatch timer (SWH) timing chart						
	D0							
E8H	D1							
(1/10 sec BCD)	D2							

Figure 6.8.1 shows the operation of the stopwatch timer.

Fig. 6.8.1 Stopwatch timer operating timing

### Example program for the stopwatch timer

# Following program shows the stopwatch timer controlling procedure.

ŧ

Label	Mnemonic/operand		Comment							
;*										
;* STOPWATCH TIMER										
;*										
ZISW	EQU	0С5Н	;STOPWATCH	INTERRUPT FACTOR FLAG						
ZEISW	EQU	0CBH	;STOPWATCH	INTERRUPT MASK REGISTER						
ZSWCTL	EQU	0Е6Н	;STOPWATCH (	CONTROL REGISTER						
ZSWL	EQU	0E7H	;STOPWATCH	TIMER DATA LOW						
ZSWH	EQU	0E8H	;STOPWATCH	TIMER DATA HIGH						
;										
	ORG	104H								
	JP	SWINT	;STOPWATCH	INTERRUPT ROUTINE						
;										

ŧ

SW	INIT:		
	LD	X,ZSWCTL	;SET STOPWATCH CONTROL
			; REGISTER ADDRESS
	OR	MX,0001B	;WHEN RESET STOPWATCH ;THEN (SWL,SWH) WILL BECOME (0,0)
;			
	DI		
	LD	X,ZISW	;RESET INTERRUPT FLAG
	LD	A,MX	
;			
	LD	X,ZEISW	
	LD	MX,0001B	;ENABLE STOPWATCH 10 Hz INTERRUPT
;			
	LD	X,ZSWCTL	
	OR	MX,0010B	START THE STOPWATCH TIMER
;			
	EI		
	RET		
;			
;*	STOPWATCH	I TIMER INI	'ERRUP'I'
;			
SW	TNJ.:	V RTON	
	ЦЦ	X,ZISW	,LOAD STOPWATCH INTERROPT FLAG
	TD	DMV	IO B REGISTER
	ЦЦ	D,MA	
'	FAN	B 0001B	CHECK STODWATCH 10 Hz
	I AN	B,0001B	INTERRIPT FLAG
	σT	7 SWINT1	NO THEN JUMP
;	01	2,5.1111	
	LD	X.ZSWL	SET TO STOPWATCH TIMER DATA ADDRESS
	LDPX	A,MX	;READ STOPWATCH LOW INTO A REGISTER
	LD	, B,MX	;READ STOPWATCH HIGH INTO B REGISTER
;	:	,	
;	DO TH	E PROCEDUR	E FOR 10 Hz INTERRUPT SERVICE
;	:		
SW	INT1:		
	EI		
	RET		
;			
;*	STOPWATCH	I TIMER STO	DP ROUTINE
;			
SW	STOP:		
	LD	X,ZSWCTL	;STOP STOPWATCH
	AND	MX,1101B	
	RET		
;			

Programming notes	(1) Be sure to data reading in the order of low-order data (SWL0- SWL3) then high-order data (SWH0-SWH3).
	(2) When the stopwatch timer has been reset, the interrupt factor flag (ISW) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
	<ul> <li>(3) Write the interrupt mask register (EISW) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.</li> </ul>
	<ul><li>(4) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.</li></ul>

## 6.9 Programmable Timer

### I/O data memory of the programmable timer

Address	Register								Commont
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	IPT	0 *5	- *2			Unused
COH		Ū	Ů		0 *5	- *2			Unused
0011			R		0 *5	- *2			Unused
					IPT *4	0	Yes	No	Interrupt factor flag (programmable timer)
	0	EIAD	EISIO	EIPT	0 *5	- *2			Unused
C8H					EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
	R		R/W		EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
			-		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
	PTR01	0	PTRUN	PTRST	PTR01	0	PTOVF	DC	R01 port output selection
E9H					0 *5	- *2	_		Unused
	R/W	R	R/W	w	PTRUN	0	Run	Stop	Programmable timer Run/Stop
					PTRST*5	- *2	Reset	-	Programmable timer reset (reload)
	PTD1	PTD0	PTC1	PTC0	PID1	0			Programmable timer pre-divider selection
EAH					PIDO	0			
	R/W				PICI	0			Programmable timer clock source selection
					PICO	0			$\square$ 0: K10 (NR), 1: K10, 2: fosc1, 3: fosc3
	PT3	PT2	PT1	PT0	PI3	- "3 *2			
EBH	R				PTZ DT1	= '5			Programmable timer data (low-order 4 bits)
						- '3			
						= 5			- MSB
	PT7	PT6	PT5	PT4	Г 17 РТ6	_ *3			MOD
ECH					DT5	_ *3			Programmable timer data (high-order 4 bits)
		I	२		PT4	- *3			
					RD3	_ *3			_
	RD3	RD2	RD1	RD0	RD2	- *3			Programmable timer reload data
EDH		_			RD1	- *3			(low-order 4 bits)
		R	/W		RD0	- *3			
	007	DD (	DDF	554	RD7	- *3			→ MSB
	KD/	KD6	KD5	KD4	RD6	- *3			Programmable timer reload data
EEH				•	RD5	- *3			(high-order 4 bits)
		R	/ VV		RD4	- *3			

Table 6.9.1 Control registers of programmable timer

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

# Control of the programmable timer

E0C6274 has a programmable timer with OSC1, OSC3 and external K10 input predivided.

#### Input clock selection

Input clock may be selected by PTC1 and PTC0 as shown in Table 6.9.2.

Table 6.9.2 Programmable timer input clock selection

PTC1	PTC0	Input clock
0	0	K10 input with noise rejector (256 Hz)
0	1	K10 input direct
1	0	fosci (32 kHz)
1	1	fosc3 (1 MHz)

In case of K10 input, the down count timing becomes the falling edge of the clock and in fosc1 and fosc3 it becomes the rising edge.



Fig. 6.9.1 Timing of down-counts (predivider = 1/1)

Table 6.9.3

predivided selection

Programmable timer input clock

External clock of K10 input (with noise rejector) is for counting by key entry, the input signal from which passes the 256 Hz sampling noise reject circuit. With this, no more than 2 msec of chattering is purged, and at least 6 msec signal is received. (Acceptance of signals within the range from 2 msec to 6 msec is uncertain.)

#### Input clock predivided selection

The input clock is predivided by the dividing ratio selection registers PTD1 and PDT0 setting as shown in Table 6.9.3.

 PTC1
 PTC0
 Dividing ratio

 0
 0
 1/256

 0
 1
 1/32

 1
 0
 1/4

 1
 1
 1/1

#### Setting of initial value

The initial value of count data can be set by software to the reload registers RD0–RD7; at the point where the down-counter value is "0", the programmable timer reloads the initial value and continues to down-count.

#### Programmable timer control

The PTRST bit resets the programmable timer. By writing "1" on PTRST, the programmable timer is reset. The contents set in reload registers RD0–RD7 are loaded into the downcounter.

The PTRUN bit controls RUN/STOP of the programmable timer. By writing "1" on PTRUN, the programmable timer performs counting operation. Writing "0" will make the programmable timer stop counting.

When the programmable timer is reset in the RUN status, it will restart counting immediately after loading and at STOP status, the load data is maintained.

#### Programmable timer data

The data from the down-counter of the programmable timer can be read out with PTO-PT3 (low-order 4 bits) and PT4-PT7 (high-order 4 bits).

#### Programmable timer interrupt

When the down-counter values PTO-PT7 have become 00H the interrupt factor flag IPT is set to "1" and an interrupt is generated. The interrupt can be masked through the interrupt mask register EIPT. However, regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" when the down-counter equals 00H.





Fig. 6.9.2 Timing chart for programmable timer

#### Overflow signal output

Overflow signal of programmable timer is generated to output port R01 if RTR01 is set. This overflow output is toggled when programmable timer completes the down-counting (at the same time reload occurs).



Note: When R01 output port is set for PTOVF, set R01 to "0".

Example program for the	Following program shows the programmable timer controlling procedure.									
programmable timer	Label	Label Mnemonic/operand Comment								
programmable arrei	;*									
	;* PROGRAMMABLE TIMER (PT)									
	;*									
	ZIPT	EQU	0C0H	; PROGRAMMABLE TIMER INTERRUPT FACTOR FLAG						
	ZEIAD	EQU	0C8H	;A/D, SIO, PTM INTERRUPT MASK REGISTER						
	ZPTC1	EQU	0E9H	; PROGRAMMABLE TIMER CONTROL REGISTER 1						
	ZPTC2	EQU	0EAH	; PROGRAMMABLE TIMER CONTROL REGISTER 2						
	ZPTL	EQU	0EBH	PROGRAMMABLE TIMER DATA LOW NIBBLE						
	ZPTH	EQU	0ECH	; PROGRAMMABLE TIMER DATA HIGH						
	ZRDL	EQU	0EDH	PROGRAMMABLE TIMER RELOAD LOW						
	ZRDH	EQU	0EEH	; PROGRAMMABLE TIMER RELOAD HIGH						
	ZR0	EQU	0D4H	;R0 OUTPUT PORT						
	;		1.0							
		ORG	10EH							
		JP	D.I.T.N.I.	PT INTERRUPT SERVICE ROUTINE						
	PTINT									
	, * EINA	АВГЕ ТІ	NIERRUP	I FOR PI, RESEI AND SIARI II.						
	'	DT								
			יסדע v							
			A, LIPI	RESEI PI INIERKOPI FLAG						
		תד	A,MA V 7FT7	ידיס אסאידי דעדייס דיס דיס דיס						
		OR	MY 000	1p						
		OIC	1.122,000							
	'	T-D	X ZRDI	SET RELOAD REGISTER AS OOH						
		LBPX	MX 00F	I:(RDI, RDH) = (0, 0)						
	;		1 11 , 0 01	(0,0)						
		LD	ZR0							

```
MX,1101B ;DISABLE R01 REGISTER OUTPUT
      AND
;
      LD
            X,ZPTC2 ;SELECT PT INPUT FREQ. = 32 KHz/32
            MX,0110B ;
      LD
                                           = 1 KHz
;
      LD
            X,ZPTC1 ;RESET PT AND
      OR
            MX,1001B ;SET PTR01 AS PTOVF OUTPUT
                     ;R01 WILL OUTPUT 1 KHz/(256*2) = 2 Hz
      OR
          MX,0010B ;START PT
;
      ΕI
      RET
;
;* PT INTERRUPT SERVICE ROUTINE
PTINT:
      LD
           X,ZIPT ;CHECK PT INTERRUPT FLAG
      FAN MX,0001B
      JP Z,PTINT1 ;NO, THEN JUMP
;
      LD X,ZPTL
                     ;READ PROGRAMMABLE TIMER
                     ; INTO A, B REGISTER
      LDPX A,MX
      LD
            B,MX
;
      :
      DO THE PROCEDURE FOR PT SERVICE
;
;
      :
PTINT1:
      ΕI
      RET
;
```

Programming notes	(1) When initiating programmable timer count, perform program- ming by the following steps:					
	<ol> <li>Set the initial data to RD0-RD7.</li> <li>Reset the programmable timer by writing "1" to PTRST.</li> <li>Start the down-count by writing "1" to PTRUN.</li> </ol>					
	(2) When the reload register (RD0–RD7) value is set at "00H", the down-counter becomes a 256-value counter.					
	(3) Be sure to data reading in the order of low-order data (PT0-PT3) then high-order data (PT4-PT7).					
	Write the interrupt mask register (EIPT) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.					
	<ul><li>(5) Reading of interrupt factor flags is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.</li></ul>					
	(6) If R01 terminal is program for PTOVF output, then R01 register (D4H, D1) must be set as "0", and R01 terminal output the fre- quency = (PT Input predivided frequency)/[(PT reload register) * 2]. If R01 terminal is program for DC output, then PTR01 (E9H, D3) must be set as "0".					

## 6.10 Serial Interface Circuit

### I/O data memory of the serial interface circuit

The control registers of the serial interface circuit are shown in Table 6.10.1.

Address	Register								Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	1510	0 *5	- *2			Unused
C1U		0	0	1310	0 *5	- *2			Unused
			D		0 *5	- *2			Unused
			л.		ISIO *4	0	Yes	No	Interrupt factor flag (serial interface)
	0	FIAD	FISIO	FIPT	0 *5	*2			Unused
Сен		LIND	LISIO		EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
Con	P		D/W		EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	ĸ		11/10		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
	0	PI IP2	PI IP1	PLIPO	0 *5	- *2			Unused
	-	1012		1010	PUP2	0	On	Off	Pull up control register 2 (P20–P23) *6
	R		R/W		PUP1	0	On	Off	Pull up control register 1 (P10–P13)
	, K				PUP0	0	On	Off	Pull up control register 0 (P00–P03)
	PES	SDP	SCS1	SCSD	PFS	0	Serial I/F	I/O port	P2 port function selection
рвн			5051	3030	SDP	0	LSB first	MSB first	Serial data input/output permutation
	R/W				SCS1	0			Serial interface clock mode selection *6
					SCS0	0			☐ 0: slave, 1: PTOVF, 2: CLK/2, 3: CLK
	0	0	SCRUN	SCTRG	0 *5	- *2			Unused
рсн	0	Ů	Soliton	301110	0 *5	- *2			Unused
DON		P W				0	Run	Stop	Serial interface status
				**	SCTRG*5	- *2	Trigger	-	Serial interface clock trigger
	SD3	SD2	SD1	SD0	SD3	- *2			
DDH					SD2	- *2			Serial interface data (low-order 4 bits)
		R	/w		SD1	- *2			
		K/W				- *2			
	SD7	SD6	SD5	SD4	SD7	- *2			☐ <sup>MSB</sup>
DEH					SD6	- *2			Serial interface data (high-order 4 bits)
		R	/W		SD5	- *2			
	K/ W				SD4	- *2			

#### Table 6.10.1 Control registers of serial interface circuit

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

\*4 Reset (0) immediately after being read

### Control of the serial interface circuit

The E0C6274 has a synchronous clock type 8 bits serial interface built-in. Set P2 port as serial I/O port by PFS (DBH•D3) setting.

PFS = "1": P2 port becomes serial I/O port.

PFS = "0": P2 port become general I/O port.

Serial data permutation

The serial data can be transmit for MSB or LSB first manner. This setting can be done by register SDP (DBH•D2). SDP = "1": LSB first SDP = "0": MSB first

#### Master/slave mode and synchronous clock (SCLK)

The serial interface of the E0C6274 has two types of operation mode: master mode and slave mode.

In the master mode, it uses an internal clock as synchronous clock. In the slave mode, the synchronous clock output from the external (master side) serial device is input.

The master mode and slave mode are selected through registers SCS0 and SCS1; when the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 6.10.2.

Table 6.10.2 Synchronous clock selection

SCS1	SCS0	Mode	Synchronous clock
1	1		CLK
1	0	Master mode	CLK/2
0	1		PTOVF
0	0	Slave mode	External clock

CLK: CPU system clock PTOVF: Programmable timer overflow signal

At initial reset, the slave mode (external clock mode) is selected. Moreover, the synchronous clock, along with the input/output of the 8 bits serial data, is controlled as follows:

- At master mode, after output of 8 clocks from the SCLK (P22) terminal, clock output is automatically suspended and SCLK (P22) terminal is fixed at high level.
- At slave mode, after input of 8 clocks to the SCLK (P22) terminal, subsequent clock inputs are masked.
- When using PTOVF signal selection, the synchronous clock is equal to [PT input predivided frequency / (PT reload register  $\times$  2)].

#### Serial data output

By setting the parallel data to data registers SD0–SD3 and SD4–SD7 individually and writing "1" to SCTRG (DCH•D0), it synchronizes with the synchronous clock and serial data is output at the SOUT (P21) terminal.

When the output of the 8 bits data from SD0–SD7 is completed, the interrupt factor flag ISIO is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO. Note, however, that regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" after output of the 8 bits data.

#### Serial data input

By writing "1" to SCTRG, the serial data is input from the SIN (P20) terminal, synchronizes with the synchronous clock, and is sequentially read in the 8 bits shift register.

The input data will be fetched at the rising edge of SCLK. When the input of the 8 bits data from SD0-SD7 is completed, the interrupt factor flag ISIO is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO. Note, however, that regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" after input of the 8 bits data.

Also, the data input in the shift register can be read from data registers SD0–SD7 by software.



Fig. 6.10.1 Serial interface timing chart

Example program for the serial interface circuit

#### Following program shows the serial interface controlling procedure.

Mnemonic/operand Comment										
IAL I	NTERFAC	E (SIO)								
EQU	0C1H	;SIO INTERRUPT FACTOR FLAG								
EQU	0C8H	;A/D,SIO,PTM INTERRUPT MASK REGISTER								
EQU	0D0H	;KO INPUT PORT								
		;(SLAVE MACHINE'S NSRDY IS CONNECT								
		; TO MASTER MACHINE'S KOO FOR CHECK								
		; SLAVE MACHINE READY OR NOT)								
EQU	0DBH	;SIO CONTROL REGISTER 1								
EQU	0DCH	;SIO CONTROL REGISTER 2								
EQU	0 DDH	;SERIAL INTERFACE DATA LOW								
EQU	0deh	;SERIAL INTERFACE DATA HIGH								
EQU	0E9H	; PROGRAMMABLE TIMER CONTROL REGISTER 1								
EQU	0EAH	; PROGRAMMABLE TIMER CONTROL REGISTER 2								
EQU	0 EDH	; PROGRAMMABLE TIMER RELOAD LOW								
EQU	OEEH	; PROGRAMMABLE TIMER RELOAD HIGH								
EQU	00H	;SENDING DATA BUFFER FOR SDL								
EQU	01H	;SENDING DATA BUFFER FOR SDH								
ORG	10CH									
	Mnemo EIAL II EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	Mnemonic/opera ALAL INTERFACE EQU OC1H EQU OC8H EQU OD0H EQU OD0H EQU ODCH EQU ODCH EQU ODCH EQU ODCH EQU OE9H EQU OE9H EQU OEH EQU OEH EQU O0H EQU O1H ORG 10CH								

JP SIOINT ;SIO INTERRUPT ROUTINE ; ;\* OUTPUT DATA TO SERIAL INTERFACE ;\* USE MASTER MODE WITH PROGRAMMABLE TIMER PTOVF ;\* INPUT FOR SERIAL SYNCHRONOUS CLOCK OUTSIO: X,ZSDL ;RESET SERIAL INTERFACE CIRCUIT LDLDPX A,MX LDA,MX ; LD X,ZSIOC1 MX,1101B ;SET P20-P23 AS SERIAL INTERFACE PORT LD ;SET LSB FIRST ;SET MASTER MODE AND USE PTOVF FOR ;SERIAL CLOCK ;SET PT RELOAD REGISTER LD X,ZRDL ;(RDH,RDL) = (0,0)LBPX MX,00H ; X,ZPTC2 ;SET PT INPUT FREO. = 32 KHz/1 LDLD MX,1110B ; = 32 KHz; LD Z,ZPTC1 ;RESET PT THEN START IT OR MX,0001B ;RESET IT OR MX,0010B ;START IT ;SO, SERIAL INPUT CLOCK i = 32 KHz / (256 \* 2)i = 64 Hz; DI LD X,ZISIO ;RESET SIO INTERRUPT FLAG LD A,MX LD X,ZEIAD ;ENABLE SIO INTERRUPT MX,0010B OR ΕI ; ;LOAD SEND DATA BUFFER TO LD X,ZSDL LDY, SENDL ; SERIAL DATA REGISTER LDPY MX,MY INC Х MX,MY LD WAIT1: ;WAIT SLAVE MACHINE SEND NSRDY TO K00 X,ZKO T.D FAN MX,0001B JP NZ,WAIT1 ; X,ZSIOC2 ;START SERIAL DATA TRANSFER LD MX,0001B OR RET ;

```
;* SERIAL INTERRUPT SERVICE ROUTINE
SIOINT:
          X,ZISIO ;CHECK SIO INTERRUPT FLAG
      LD
      FAN MX,0001B
      JP Z,SIOIN1
;
      LD
         X,ZSDL ;READ SERIAL DATA INTO A, B REGISTER
      LDPX A,MX
      LD
          B,MX
;
      :
     DO THE INTERRUPT SERVICE ROUTINE
;
;
     :
SIOIN1:
      ΕI
     RET
;
;* INPUT DATA FROM SERIAL INTERFACE
;* USE SLAVE MODE WITH POLLING METHOD
RDSIO:
      LD
          X,ZSDL
      LDPX A,MX
                 ;RESET SERIAL INTERFACE CIRCUIT
      LD A,MX
;
      LD
           X,ZSIOC1 ;SELECT SLAVE MODE
           MX,1000B ;SELECT MSB FIRST
      LD
                    ;SET P20-P23 AS SERIAL I/O PORT
      LD X,ZEIAD ;DISABLE SIO INTERRUPT
      AND MX,1101B
;
           X,ZSIOC2 ;SET TRIGGER
      LD
      OR
           MX,0001B ; FOR SENDING NSRDY TO MASTER MACHINE
;
WAIT2:
      FAN MX,0010B ; CHECK MASTER SENDING COMPLETELY
      JP NZ, WAIT2 ; IF NOT, THEN WAIT
;
      LD
           X,ZSDL ;READ THE SERIAL DATA
      LDPX A,MX
      LDPX B,MX
      RET
;
```

Programming notes	(1) When using the serial interface in the master mode, the syn- chronous clock uses the CPU system clock. Accordingly, do not change the system clock (fosc1 $\leftrightarrow$ fosc3) while the serial inter- face is operating.
	(2) Perform data writing/reading to data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
	(3) As a trigger condition, it is required that data writing or reading on data registers SDO-SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SDO-SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
	<ul> <li>(4) Be sure that writing to the interrupt mask register is done with the interrupt in the DI status (interrupt flag = "0"). Writing to the interrupt mask register while in the EI status (interrupt flag = "1") may cause malfunction.</li> </ul>
	<ul> <li>(5) Read the interrupt factor flag in the DI status (interrupt flag = "0"). Reading of interrupt factor flag is available at EI, but be careful in the following cases.</li> <li>If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.</li> </ul>
	(6) SCTRG can be read or write. After write "1" to SCTRG, it will still high until serial data been shift in or out completely.

## 6.11 Amplifier

#### I/O data memory of the amplifier circuit The control registers of the amplifier circuit are shown in Table 6.11.1.

Address	Register								Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0			0 *5	- *2			Unused
F1H		0	AWFONT	AIVIFUNU	0 *5	- *2			Unused
	R R/W		Λ <i>Λ</i> /	AMPON1	0	On	On	AMP1 On/Off	
			R/W		AMPON0	0	On	On	AMP0 On/Off
	0 0	0		AMPDT0	0 *5	- *2			Unused
F2H		0	AWPDTT		0 *5	- *2			Unused
		P			AMPDT1	0	High	Low	AMP1 output data
	R			AMPDT0	0	High	Low	AMP0 output data	

Table 6.11.1 Control registers of clock timer

\*1 Initial value at the time of initial reset

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*3 Undefined

\*2 Not set in the circuit

\*4 Reset (0) immediately after being read

\*7 Page switching in I/O memory is not necessary

Control of the amplifier circuit	There are two amplifiers (AMP1 and AMP0) build in the E0C6274 chip. It can be performed as a comparator or amplifier depend on the
	application usages.
	These circuits can be turned on and off to save power. The bit
	AMPON1 (AMPON0) controls the amplifier AMP1 (AMP0) power on/ off.
	At initial reset, the AMP1 and AMP0 are off while these circuit is
	not in use, keep these bits set to "0" to save power.
	The output data of the amplifier appears on the chip's PAD and the internal register AMPDT1 for AMP1, AMPDT0 for AMP0.
	(1) When AMPPO > AMPMO, AMPDTO will be set to "1".
	When AMPPO < AMPMO, AMPDTO will be set to "0".
	(2) When AMPP1 > AMPM1, AMPDT1 will be set to "1".
	When AMPP1 < AMPM1, AMPDT1 will be set to "0".

Example program	Following program shows the amplifier controlling procedure.									
for the amplifier	Label Mnemonic/operand Comment									
circuit										
Circuit	;* AMPLIFIER 0 & 1 ;* (THIS EXAMPLE ONLY SHOW AMP 0 CONTROL,									
	;* THE WAY TO CONTROL AMP 1 IS THE SAME WITH AMP 0)									
	;									
	ZAMPONEQU 0F1H ; AMP 0 & 1 ON/OFF CONTROL REGISTER									
	ZAMPDTEQU 0F2H ;AMP 0 & 1 OUTPUT DATA									
	;									
	LD X,ZAMPON									
	OR MX,0001B ;SET AMP 0 ON									
	;									
	LD A, OEH									
	LOOP:									
	ADD A, 0FH									
	JP NZ,LOOP									
	LD Y,ZAMPDT ;READ AMP 0 DATA INTO A REGISTER									
	LD A, MY									
	AND MX,1110B ;TURN OFF AMP 0									
	;									
	(1) It takes about 3 msec for the AMPO or AMP1 output becomes									
Programming notes	stable when the circuit is turned on. Therefore, the program must include a wait time of at least 3 msec before the output data is loaded after the AMP1 or AMP0 circuit has been turned									

on.

- (2) The AMPDT1(0) is undefined when the AMPP1(0) or AMPM1(0) is disconnected, and is "0" when AMPON1(0) is "0". After an initial reset, this bit is set to "0".
- (3) To reduce current consumption, set the AMP circuit to OFF when it is not necessary.

## 6.12 SVD (Supply Voltage Detection) Circuit

# I/O data memory of The control registers of the SVD circuit are shown in Table 6.12.1. the SVD circuit

Table 6.12.1 Control registers of SVD circuit

Address	Register								Comment
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	SVDS1	SVDS0	SVDDT	SVDON	SVDS1	0			SVD criteria voltage setting
- EL I					SVDS0	0			0: 2.6 V, 1: 2.5 V, 2: 2.4 V, 3: 2.3 V
FFH	R/W		R	R/W	SCDDT	0	Low	Normal	Supply voltage evaluation data
					SCDON	0	On	Off	SVD circuit On/Off

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

### Control of the SVD circuit

The E0C6274 has a built-in SVD (supply voltage detection) circuit which allows detection of power voltage drop through software. Turning the SVD operation on and off can be controlled through the software (SVDON: FFH•D0). Because the IC consumes a large amount of current during SVD operation, it is recommended that the SVD operation be kept OFF unless it is otherwise necessary. Also, the SVD criteria voltage can be set by software. The criteria voltage can be set by SVDS1 and SVDS0 (FFH•D3, D2) as follows:

\*5 Constantly "0" when being read

\*7 Page switching in I/O memory is not necessary

\*6 Refer to main manual

Table 6.12.2 Criteria voltage selection

SV/DS1	020V2	Criteria voltage			
01001	01000	Onterna voltage			
0	0	2.6 V			
0	1	2.5 V			
1	0	2.4 V			
1	1	2.3 V			

When SVDON is set to "1", SVD detection is executed. As soon as SVDON is set to "0" the detection result is loaded to the SVDDT register. To obtain a stable result, the SVD circuit must be set to ON with at least 100  $\mu$ sec. Hence, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1" (ON)
- 2. Maintain at least 100 µsec minimum
- 3. Set SVDON to "0" (OFF)
- 4. Read out SVDDT

However, when a crystal oscillation clock (fosc1) is selected for CPU system clock, the instruction cycle are long enough, so that there is no need for concern about maintaining 100  $\mu$ sec for the SVDON = "1" with the software.

Example program	Follow	Following program shows the SVD controlling procedure.								
for the SVD circuit	Label	Label Mnemonic/operand Comment								
	;*	;*								
	;* SVI	;* SVD (FOR OSC1 OPERATION)								
	;*	;*								
	ZSVDC	EQU	OFFH	;SVD CONTROL REGISTER						
	;									
	SCDCHF	:								
		LD	X,ZSVDC							
		LD	MX,0000B	;SET CRITERIA VOLTAGE = 2.6 V						
	;									
		OR	MX,0001B	START CHECK SUPPLY VOLTAGE						
		AND	MX,1110B	;TURN OFF SVD						
	;									
		LD	A,MX	;READ SVD DATA INTO A REGISTER'S BIT 1						
		KEI.								
	<i>i</i>									
Programming notes	(1) The as t ON	<ol> <li>The SVD circuit should normally be turned OFF (SVDON = "0") as the consumption current of the IC becomes large when it is ON (SVDON = "1").</li> </ol>								
	(2) To wit res	(2) To obtain a stable result, the SVD circuit must be set to ON with at least 100 μsec. Hence, to obtain the SVD detection result, follow the programming sequence below.								
	<ol> <li>Set SVDON to "1" (ON)</li> <li>Maintain at least 100 μsec minimum</li> <li>Set SVDON to "0" (OFF)</li> </ol>									

4. Read out SVDDT

However, when a crystal oscillation clock (fosc1) is selected for CPU system clock, the instruction cycle are long enough, so that there is no need for concern about maintaining 100  $\mu sec$  for the SVDON = "1" with the software.

## 6.13 A/D Converter

# I/O data memory of A/D converter

The control registers of the A/D converter are shown in Table 6.13.1.

#### Table 6.13.1 Control registers of A/D converter

Address	ddress Register							Comment	
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0		0 *5	- *2			Unused
0411	0	0	0	IAD	0 *5	- *2			Unused
C4H			- D		0 *5	- *2			Unused
			К		IAD *4	0	Yes	No	Interrupt factor flag (A/D converter)
		FIAD	FICIO	FIDT	0 *5	*2			Unused
	0	EIAD	EISIO	EIPT	EIAD	0	Enable	Mask	Interrupt mask register (A/D converter)
C8H					EISIO	0	Enable	Mask	Interrupt mask register (serial interface)
	R		R/W		EIPT	0	Enable	Mask	Interrupt mask register (programmable timer)
		CNIDONIO	VDAON	VDON	GNDON1	0			GND circuit On/Off and mode selection
Foll	GNDONT	GNDONU	VRAUN	VRON	GNDON0	0			0: Off, 1: On1, 2: On2, 3: On3 *6
FOH					VRAON	0	On	Off	VR output voltage adjustment On/Off
		R	/VV		VRON	0	On	Off	VR circuit On/Off
		_	40004	10000	0 *5	- *2			Unused
	0	0	ADRST	ADRS0	0 *5	- *2			Unused
F3H					ADRS1	0			A/D converter resolution selection
	+	۲.	R	/W	ADRS0	0			0: 6400, 1: 3200, 2: 1600, 3: 800
					AIS3	0	Resistor	V(to GND)	AI4/AI3 mode selection
	AIS3	AIS2	AIST	AISO	AIS2	0	Resistor	V(to GND)	AI4/AI2 mode selection
F4H					AIS1	0	Differ. V	V(to GND)	AI3/AI2 mode selection
		R	W		AISO	0	Differ. V	V(to GND)	AI1/AI0 mode selection
					AI3	0	On	Off	Analog input terminal AI3 On/Off
	AI3	AI2	AI1	AIO	AI2	0	On	Off	Analog input terminal AI2 On/Off
F5H					AI1	0	On	Off	Analog input terminal AI1 On/Off
		R	/W		AIO	0	On	Off	Analog input terminal AI0 On/Off
					ADON	0	On	Off	A/D converter clear and On/Off
	ADON	0	0	Al4	0 *5	- *2			Unused
F6H					0 *5	- *2			Unused
	R/W R R/W			AI4	0	On	Off	Analog input terminal AI4 On/Off	
					AD3	0			
	AD3	AD2	AD1	AD0	AD2	0			
F7H					AD1	0			A/D converter count data
		I	२		AD0	0			
					AD7	0			<b>–</b>
	AD7	AD6	AD5	AD4	AD6	0			
F8H					AD5	0			A/D converter count data
			R		AD4	0			
			15.0		AD11	0			
	AD11	AD10	AD9	AD8	AD10	0			
F9H			-	1	AD9	0			A/D converter count data
		l	ĸ		AD8	0			
					0 *5	- *2			Unused
FAH	0	0	ADP	AD12	0 *5	- *2			Unused
					ADP	0	(+)	(-)	Input voltage polarity
			R		AD12	0			A/D converter count data (MSB)
		_	_	10.0	0 *5	_ *2			Unused
	0	0	0	IDR	0 *5	- *2			Unused
FBH					0 *5	- *2			Unused
		ŀ	<		IDR	0	Invalid	Valid	Reading data status

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

\*5 Constantly "0" when being read

\*6 Refer to main manual

\*7 Page switching in I/O memory is not necessary

Table 6.13.3

selection

Resolution/conversion time

Feature of the A/D	The E0C6274 has a built-in A/D converter with following chateristics:									
converter	(1) Using dual-slope conversion method									
	(2) Conversion time and resolution can change by software									
	(3) Can m betwee	easureme en one inp	nt differen ut and GI	nt voltage between two inp ND	outs, or					
	(4) Can measurement resistor between two inputs									
	(5) Can generate GND signal internally, also GND signal can be support by external circuit									
	(6) A/D converter reference voltage can be generated internally, or support by external									
	(7) Autom	rity and with 13 bits A/D	converter							
Control of the A/D converter	<b>Control the GND signal</b> GND signal is controlled by GND1 and GND0 (F0H•D3, D2).									
		GND1	GND0	Drivability						
GND signal selection		0	0	OFF (support by external)						
		0	1	ON (×1)						
		1	0	ON (×2)						
		1	1	ON (×4)						

#### Reference voltage (VR) control

Reference voltage (VR) is controlled by VRAON and VRON (F0H•D1, D0)

- VRON = "1": VR reference voltage is generated internally VRON = "0": VR reference voltage is generated externally
- VRAON = "1": VR output voltage adjustment ON VRAON = "0": VR output voltage adjustment OFF

#### **Resolution/conversion time**

It is controlled by ADRS1 and ADRS0 (F3H•D1, D0).

ADRS1	ADRS0	Resolution/conversion time
0	0	6,552 counts / 500 msec
0	1	3,276 counts / 250 msec
1	0	1,638 counts / 125 msec
1	1	820 counts / 62.5 msec

#### Measurement mode selection

The A/D converter can measurement the following mode:

- Terminal voltage vs GND
- · Difference voltage between terminal
- Resistance between terminal

How to set the measurement mode and measurement terminals are shown as following:

Table 6.13.4 Measurement item selection

AIS3	AIS2	AIS1	AIS0	Al4	AI3	Al2	Al1	AI0	Measurement items
0	0	0	0	0	0	0	0	1	AI0 voltage measurement (GND reference)
0	0	0	0	0	0	0	1	0	AI1 voltage measurement (GND reference)
0	0	0	0	0	0	1	0	0	AI2 voltage measurement (GND reference)
0	0	0	0	0	1	0	0	0	AI3 voltage measurement (GND reference)
0	0	0	0	1	0	0	0	0	AI4 voltage measurement (GND reference)
0	0	0	1	0	0	0	1	1	AI1 differential voltage measurement (AI0 reference)
0	0	1	0	0	1	1	0	0	AI3 differential voltage measurement (AI2 reference)
0	1	0	0	1	0	1	0	0	AI2 resistance measurement (AI4 reference)
1	0	0	0	1	1	0	0	0	AI3 resistance measurement (AI4 reference)

**Note:** It is inhibit to set other condition that is not shown on the above table.

#### A/D conversion

When the above four stages is set properly, then can start the A/D conversion by set ADON (F6H•D3) = "1". When set ADON to "1", it means to reset A/D converter and start converting. Figure 6.13.1 show the integration amplifier's output.



#### Readout the A/D converter and check valid

There are 13 bits for the A/D converter counter data (AD12-AD0). And with a sign bit ADP for input polarity.

It should be read the A/D converter counter data from the lowest word to highest word, then check the valid bit IDR. If IDR = "1", means the data is invalid.

Fig. 6.13.1

Integration amplifier output

#### A/D converter interrupt

When the reverse integration period has terminates, the A/D interrupt factor flag IAD is set to "1" and an interrupt occurs. The A/D interrupt can also be masked by writing a "0" into the interrupt mask register EIAD. When EIAD is set to "1", an interrupt occurs.

The interrupt factor flag IAD is set to "1" when the reverse integration period has terminates, regardless of the setting of the interrupt mask register and is reset to "0" by reading.

Example program	Following program shows the A/D converter controlling procedure.						
for the A/D	Label	Mnemon	ic/operand	Comment			
converter	;*						
	;* A/D :*	CONVER	RTER				
	ZIAD	EQU	0C4H	; A/D CONVERTER INTERRUPT FACTOR FLAG			
	ZEIAD	EQU	0C8H	A/D, SIO, PT INTERRUPT MASK REGISTER			
	ZGNDON	EQU	OFOH	GNDONI, GNDONU, VRAON, VRON			
	ZADRS	EQU	0F'3H	;A/D CONVERTER RESOLVING POWER ;/CONVERSION SPEED SELECTION			
	ZAIS	EQU	OF4H	;A/D MODE SELECTION			
	ZAI	EQU	0F5H	;A/D INPUT TERMINAL			
	ZADON	EQU	0F6H	;A/D CONVERTER CLEAR AND ON/OFF			
	ZAD0	EQU	0F7H	;A/D CONVERTER COUNTER DATA 0 (LOWER)			
	ZAD1	EQU	0F8H	;A/D CONVERTER COUNTER DATA 1			
	ZAD2	EQU	0F9H	;A/D CONVERTER COUNTER DATA 2			
	ZAD3	EQU	OFAH	;A/D CONVERTER COUNTER DATA 3 (HIGHER)			
	ZIDR	EQU	OFBH	;A/D CONVERTER READOUT VALID			
	;						
	DATA0	EQU	OH	;STORE A/D CONVERTER DATA			
	DATA1	EQU	1H				
	DATA2	EQU	2H				
	DATA3	EQU	3Н				
	VALID	EQU	4H	;STORE THE VALID FLAG			
	;						
		ORG	106H				
		JP	ADINT	;A/D INTERRUPT ROUTINE			
	;						
	INITAD	:					
		LD	X, ZGNDON	J ;GND AND VR SIGNAL OFFER ;BY EXTERNAL CIRCUIT			
	;	LD	MX,0000E	3			
		LD	X.ZADRS	;SET CONVERSION SPEED = $500 \text{ mS}$			
		LD	MX,0				
	;						
		LD	X,ZAIS	;SET FOR MEASUREMENT TERMINAL ;VOLTAGE VS GND			

LDPX MX,0 LBPX MX,01H ; LD X, ZADON ; RESET A/D CONVERTER, ;AND START A/D CONVERSION OR MX,1000B ; DI LD X,ZIAD ;RESET INTERRUPT FLAG LD A,MX X,ZEIAD ;ENABLE A/D INTERRUPT LD OR MX,0100B ΕI : ; ; : ; ;\* A/D INTERRUPT SERVICE ROUTINE ADINT: LD X,ZIAD FAN MX,0001B ; CHECK INTERRUPT FLAG = 1 ? Z,ADINT1 ;JUMP IF NOT JP ; LD X,ZADO ;READ A/D CONVERTER COUNTER ;TO BUFFER LD Y,DATAO LDPX MY,MX INC Y LDPX MY, MX INC Υ LDPX MY,MX INC Y LDPX MY, MX INC Y LD MY,MX FAN MY,0001B NZ,ADINT1 JP ; : ; DO THE A/D SERVICE ROUTINE ; : ADINT1: ΕI RET ;

Programming notes	(1) To reduce current consumption, set the reference voltage generation circuit, the middle electric potential generation circuit and the A/D converter to OFF when it is not necessary.
	(2) Do not fail to select the correct combinations for the analog input terminal and measurement items. (Refer to Table 6.13.4)
	(3) To perform a stable A/D conversion, secure the decided wait time.
	(4) Be sure to check whether the data is effective or invalid by reading the A/D conversion data in the order F7H $\rightarrow$ F8H $\rightarrow$ F9H $\rightarrow$ FAH and immediately thereafter reading the IDR (FBH).
	(5) When reading data after turning the A/D converter OFF, the A/ D converter should be OFF in the period from an interrupt generation to the beginning of a reverse integration.
	(6) When the A/D converter is reset or turned OFF, the interrupt factor flag (IAD) may sometimes be set to "1". Consequently, read the flag (reset the flag) as necessary at reset or at the turning OFF.
	(7) Write the interrupt mask register (EIAD) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.
	<ul><li>(8) Reading of interrupt factor flag is available at EI, but be careful in the following cases.</li><li>If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to "1", an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated.</li></ul>

## 6.14 Sleep

# I/O data memory of sleep function The control registers of the sleep function are shown in Table 6.14.1.

Address Register							Comment		
*7	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	11/1	0 *5	- *2			Unused
0011	0	0	0		0 *5	- *2			Unused
020			D		0 *5	- *2			Unused
			r.		IK1 *4	0	Yes	No	Interrupt factor flag (K10)
	0	0	EIV1	EIKU	0 *5	- *2			Unused
COL	0	0	LIKI	LIKU	0 *5	- *2			Unused
Cau		D	р	ΛΛ/	EIK1	0	Enable	Mask	Interrupt mask register (K10)
		n.		vv	EIK0	0	Enable	Mask	Interrupt mask register (K00-K03)
	0	0	0	DEK10	0 *5	- *2			Unused
חכם	0	0	0	DIKIU	0 *5	- *2			Unused
0311		D		D/M	0 *5	- *2			Unused
		ĸ		IN/ W	DFK10	1	┍╼┙	ſ	Input comparison register (K10)
	0	0	СИКСНС	0500	0 *5	- *2			Unused
DEU	0	0	CERCING	0300	0 *5	- *2			Unused
		C	р	Λ <b>Λ</b> /	CLKCHG	0	OSC3	OSC1	CPU system clock switch
		1		vv	OSCC	0	On	Off	OSC3 oscillation On/Off

Table 6.14.1 Control registers of sleep function

\*1 Initial value at the time of initial reset

\*2 Not set in the circuit

\*3 Undefined

\*4 Reset (0) immediately after being read

### Control of the sleep function

The E0C6274 has a sleep function. When it executes "SLP" instruction, then it sleeps. In the SLEEP mode, the core and all peripheral circuit are not working except the K10 input port and external system reset circuits. During the chip is sleeping, all RAM's data and I/O registers remain the same values. Because all output registers (like R00–R03, P00–P03, etc.) are keeping the same values. So before the chip go to sleep first turn on or turn off the necessary output pins.

\*5 Constantly "0" when being read

\*7 Page switching in I/O memory is not necessary

\*6 Refer to main manual

When shifting to the SLEEP mode, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.

The K10 input port and external system reset circuit are use to wakeup the E0C6274 chip while it is sleeping.

#### Use external system reset to wakeup

- Set the proper RAM's data and I/O register's data if necessary.
- Executes "SLP" and the chip sleeps.
- Low input to external system reset pin.
- Hardware initial I/O registers as default values, and the program counter go to 100H.
- Software initialize same procedures according the application necessaries.

	<ul> <li>Use K10 input port to wakeup</li> <li>Set the proper RAM's data and I/O register's data if necessary.</li> <li>Set input comparison register (DFK10) to "1" or "0"; Set interrupt mask register EIK1 = "1"; Set interrupt flag (EI).</li> </ul>								
	• Exe	<ul> <li>Executes "SLP" and the chip sleeps.</li> <li>When K10 input port mismatch to DFK10, then the chip wakeup, and go to K10 interrupt service routine.</li> <li>After finishing the interrupt service routine then program counter jump to the next of "SLP" instruction.</li> </ul>							
	• Wh wal								
	• Afte cou								
Example program	Follow	- Following program shows the sleep function controlling procedure.							
for the sleep	Label	Mnemo	onic/operand	Comment					
function	;* ;* SLE ;*	;* ;* SLEEP							
	ZIK1 ZEIK ZK1 ZDFK1	EQU EQU EQU EQU	0C2H 0C9H 0D1H 0D3H	;K10 INTERRUPT FACTOR FLAG ;K00-K03, K10 INTERRUPT MASK REGISTER ;K10 INPUT PORT ;K10 DIFFERENTIAL REGISTER					
	; CHDATA	A EQU	00H	;IF CPU IS SLEEPING, THEN ;IT STORE (5, A) IN RAMS 00H AND 01H					
	;	ORG JP	100H INIT						
	;	ORG JP	10ah K1INT	;K10 INTERRUPT ROUTINE					
	,* CPU GOSLP:	J IS GO	DING TO SI	EEP					
	, ; SET ; FOR ;	AMP 1 SAVING	& 0 OFF, G POWER IF	A/D CONVERTER OFF AND OTHERS NECESSARY					
		DI LD LBPX	X, CHDATA MX, 5AH	SET CPU SLEEPING FLAG					
		LD LD LD	X,ZK1 Y,ZDFK1 MY,MX	;SET DIFFERENTIAL REGISTER THE SAME ;AS K10 INPUT					
	,	LD LD	X,ZIK1 A,MX	;RESET K10 INTERRUPT FLAG					

```
;
      LD X,ZEIK ; ENABLE K10 INTERRUPT
      OR MX,0010B
      ΕI
;
      SLP
     (AFTER K10 INTERRUPT SERVICE FINISH, PROGRAM COUNTER
;
      WILL COME HERE)
;
;
     :
;
;* SYSTEM INITIALIZE ROUTINE
INIT:
      :
;
      DO SOME INITIALIZE PROCEDURE
;
;
      :
      CALL CHKSLP ; CALL CHECK SLEEP ROUTINE
           Z,INIT1 ;JUMP IF WAKEUP FROM SLEEP
      JP
      :
;
     DO NORMAL SYSTEM RESET ROUTINE
;
;
      :
INIT1:
;
      :
;
     DO WAKEUP SERVICE ROUTINE
;
      :
;* K10 INTERRUPT SERVICE ROUTINE
K1INT:
      LD
          X,ZK1 ;READ INTERRUPT FLAG
      LD
          A,MX
      CALL CHKSLP ; CALL CHECK SLEEP ROUTINE
            Z,K1INT1 ; JUMP IF WAKEUP FROM SLEEP
      JP
;
      :
     DO K10 NORMAL INTERRUPT SERVICE ROUTINE
;
;
     :
      JP K1INT2
K1INT1:
;
      :
;
     DO WAKEUP SERVICE ROUTINE
;
      :
K1INT2:
      ΕI
      RET
;
;* CHECK IF WAKEUP FROM SLEEP ROUTINE
;
CHKSLP:
          X,CHDATA ;COMPARE RAM 00H & 01H EQUAL (5, A)
      LD
      CP MX, OAH
      JP NZ, CHKSL1 ; IF EQUAL THEN
```

```
INC X ;THIS ROUTINE RETURN
;WITH ZERO FLAG = 1
CP MX,5H ;IF NOT EQUAL THEN
;THIS ROUTINE RETURN
;WITH ZERO FLAG = 0
LD X,CHDATA ;CLEAR THE SLEEPING FLAG
LBPX MX,0
CHKSL1:
RET
;
```

Programming notes	(1) Because all I/O registers remain the same values, so please set the proper values before execute "SLP" instruction.
	(2) After the K10 input port or external system reset trigger to the chip, the chip should wait, then wakeup.
	(3) When the chip is sleeping, there is no noise rejector for K10 input port all low system reset.
	(4) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.
	(5) Normally, the K10 interrupt is used to release the SLEEP mode. Because of this, the following settings must be done before shifting to the SLEEP mode.
	<ul> <li>Set the K10 input interrupt condition using the DFK10 register.</li> <li>Enable the K10 input interrupt using the EIK1 register.</li> <li>Set the interrupt flag to EI (interrupt enable).</li> </ul>

## 6.15 Interrupt

Interrupt vector, factor flag, and mask register When an interrupt request is issued to the CPU, the CPU starts interrupt processing.

Interrupt processing is accomplished by the following steps after the instruction being executed is completed.

- ① The address (value of the program counter) of the program which should be run next is saved in the stack area (RAM).
- ② The vector address (1 page 02H–0FH) for each interrupt request is set to the program counter.
- ③ Branch instruction written to the vector is effected (branch to software interrupt processing routine).
- **Note:** Time equivalent to 12 cycles of CPU system clock is required for steps ① and ②.

The interrupt request and interrupt vector correspondence is shown in Table 6.15.1.

Table 6.15.1 Interrupt request and interrupt vectors

Interrupt vector	Interrupt request	Priority
(PCP and PCS)	interrupt request	Thomy
102H	Clock timer interrupt	Low
104H	Stopwatch timer interrupt	$\uparrow$
106H	A/D converter interrupt	
108H	Input (K00–K03) interrupt	
10AH	Input (K10) interrupt	
10CH	Serial interface interrupt	$\downarrow$
10EH	Programmable timer interrupt	High

When multiple interrupts simultaneously occur, the high priority vector address is set to the program counter.

The interrupt factor flags and interrupt mask registers correspondence are shown in Table 6.15.2.

The configuration of the interrupt circuit is shown in Figure 6.15.1.




Interrupt factor	Interru	ot factor flag	Interrupt r	nask register
Falling edge of clock timer (1 Hz)	IT1	(C6H•D3)	EIT1	(CCH•D3)
Falling edge of clock timer (2 Hz)	IT2	(C6H•D2)	EIT2	(CCH•D2)
Falling edge of clock timer (8 Hz)	IT8	(C6H•D1)	EIT8	(CCH•D1)
Falling edge of clock timer (32 Hz)	IT32	(C6H•D0)	EIT32	(CCH•D0)
Falling edge of stopwatch timer (1 Hz)	ISW1	(C5H•D1)	EISW1	(CBH•D1)
Falling edge of stopwatch timer (10 Hz)	ISW0	(C5H•D0)	EISW0	(CBH•D0)
A/D converter converting finish	IAD	(C4H•D0)	EIAD	(C8H•D2)
No matching between input ports (K00–K03)	IK0	(C3H•D0)	EIK0	(C9H•D0)
and input comparison registers (DFK00-DFK03)			SIK00	(CAH•D0)
			SIK01	(CAH•D1)
			SIK02	(CAH•D2)
			SIK03	(CAH•D3)
No matching between input port K10	IK1	(C2H•D0)	EIK1	(C9H•D1)
and input comparison register DFK10				
Data (8 bits) input/output of	ISIO	(C1H•D0)	EISIO	(C8H•D1)
serial interface has completed				
Programmable timer down count to 00H	IPT	(C0H•D0)	EIPT	(C8H•D0)

Table 6.15.2 Interrupt flags and interrupt mask registers

# Example program for the interrupt

Following program shows the interrupt procedure.

Label	Mnemo	onic/operand	Comment
;*			
;* IN1	ERRUP	Г	
;*			
ZIPT	EQU	0C0H	PTM INTERRUPT FACTOR FLAG
ZISIO	EQU	OC1H	;SIO INTERRUPT FACTOR FLAG
ZIKl	EQU	0C2H	;K10 INTERRUPT FACTOR FLAG
ZIKO	EQU	0C3H	;K00-K03 INTERRUPT FACTOR FLAG
ZIAD	EQU	0C4H	; A/D CONVERTER INTERRUPT FACTOR FLAG
ZISW	EQU	0C5H	;STW INTERRUPT FACTOR FLAG
ZIT	EQU	0С6Н	;TIMER INTERRUPT FACTOR FLAG
ZWDOG	EQU	0E5H	;WATCHDOG REGISTER
;			
	ORG	102H	
	JP	TMINT	;TIMER (7th PRIORITY)
;			
	ORG	104H	
	JP	SWINT	;STOPWATCH (6th PRIORITY)
;			
	ORG	106H	
	JP	ADINT	;A/D (5th PRIORITY)
;			
	ORG	108H	
	JP	KOINT	;K0 (4th PRIORITY)
;			
	ORG	10AH	
	JP	Klint	;K10 (3rd PRIORITY)

; ORG 10CH JP SIOINT ;SIO (2nd PRIORITY) ; ORG 10EH PTINT ; PTM (1st PRIORITY) JP ; ;\* APPLICATION MAIN ROUTINE MAIN: DI ; : (ENABLE TIMER. STOPWATCH, A/D CONVERTER, K0 INPUT, ; K10 INPUT, SIO, PROGRAMMABLE TIMER INTERRUPT) ; : ; ΕI MAIN1: HALT JP MAIN1 ;\* CLOCK TIMER INTERRUPT TMINT: ;LOAD TIMER INTERRUPT FLAG LD X,ZIT ;TO B REGISTER LD B,MX CHKT32: FAN B,0001B ; CHECK TIMER 32 Hz INTERRUPT FLAG JP Z, CHKT8 ; NO, THEN JUMP CALL SERT32 ;TIMER 32 Hz SERVICE ROUTINE CHKT8: FAN B,0010B ; CHECK TIMER 8 Hz INTERRUPT FLAG JP Z, CHKT2 ; NO, THEN JUMP CALL SERT8 ;TIMER 8 Hz SERVICE ROUTINE CHKT2: FAN B,0100B ; CHECK TIMER 2 Hz INTERRUPT FLAG Z,CHKT1 ;NO, THEN JUMP JP CALL SERT2 ;TIMER 2 Hz SERVICE ROUTINE CHKT1: FAN B,1000B ; CHECK TIMER 1 Hz INTERRUPT FLAG JP Z, INTEND ; NO, THEN JUMP CALL SERT1 ;TIMER 1 Hz SERVICE ROUTINE ; LD X, ZWDOG ; RESET WATCHDOG IN EVERY ONE ;1 Hz INTERRUPT OR MX,1000B INTEND: ;END OF INTERRUPT ΕI RET ; ;\* STOPWATCH TIMER INTERRUPT SWINT: LD X,ZISW ;LOAD STOPWATCH INTERRUPT FLAG ;TO B REGISTER LD B,MX

```
CHKSW0:
      FAN B,0001B ; CHECK STOPWATCH 1/10 Hz
                    ;INTERRUPT FLAG
      JP Z, CHKSW1 ; NO, THEN JUMP
      CALL SERSWO ;STOPWATCH 1/10 Hz SERVICE ROUTINE
CHKSW1:
      FAN B,0010B ; CHECK STOPWATCH 1 Hz INTERRUPT FLAG
      JP Z, INTEND ; NO, THEN JUMP
      CALL SERSW1 ;STOPWATCH 1 Hz SERVICE ROUTINE
      JP
           INTEND
;
;* A/D CONVERTER INTERRUPT
ADINT:
          X,ZIAD ;CHECK A/D INTERRUPT FLAG
      LD
      FAN MX,0001B
          Z, INTEND ; NO, THEN JUMP
      JP
      CALL SERAD
                   ;A/D SERVICE ROUTINE
      JP
          INTEND
;* KO INTERRUPT SERVICE ROUTINE
K0INT:
           X,ZIKO
      LD
      FAN MX,0001B ; CHECK K0 INTERRUPT FLAG
      JP
           Z, INTEND ; NO, THEN JUMP
      CALL SERKO ;KO SERVICE ROUTINE
      JP
           INTEND
;
;* K1 INTERRUPT SERVICE ROUTINE
K1INT:
          X,ZIK1
      LD
      FAN MX,0001B ; CHECK K1 INTERRUPT FLAG
          Z, INTEND ; NO, THEN JUMP
      JP
      CALL SERK1
                   ;K1 SERVICE ROUTINE
      JP
          INTEND
;
;* SIO INTERRUPT SERVICE ROUTINE
SIOINT:
      LD
           X,ZISIO
      FAN MX,0001B ; CHECK SIO INTERRUPT FLAG
           Z, INTEND ; NO, THEN JUMP
      JP
      CALL SERSIO ;SIO SERVICE ROUTINE
      JP
          INTEND
;* PROGRAMMABLE TIMER INTERRUPT SERVICE ROUTINE
PTINT:
      LD
          X,ZIPT
      FAN MX,0001B ; CHECK PT INTERRUPT FLAG
           Z, INTEND ; NO, THEN JUMP
      JP
                   ; PT SERVICE ROUTINE
      CALL SERPT
          INTEND
      JP
;
SERT32:
; :
```

DO THE TIMER 32 Hz INTERRUPT ; SERVICE ROUTINE HERE ; ; : RET ; SERT8: : ; ; DO THE TIMER 8 Hz INTERRUPT ; SERVICE ROUTINE HERE ; : RET ; SERT2: ; : ; DO THE TIMER 2 Hz INTERRUPT SERVICE ROUTINE HERE ; ; : RET ; SERT1: ; : DO THE TIMER 1 Hz INTERRUPT ; ; SERVICE ROUTINE HERE ; : RET ; SERSW0: ; : ; DO THE STOPWATCH 1/10 Hz INTERRUPT SERVICE ROUTINE HERE ; : ; RET ; SERSW1: ; : ; DO THE STOPWATCH 1 Hz INTERRUPT SERVICE ROUTINE HERE ; ; : RET ; SERAD: ; : ; DO THE A/D CONVERTER INTERRUPT SERVICE ROUTINE HERE ; : ; RET ; SERK0: ; : ; DO THE INPUT KO INTERRUPT SERVICE ROUTINE HERE ; ; : RET

	;										
	SERK1	:									
	;	:									
	;	DO THE INPUT K1 INTERRUPT									
	;	SERVICE ROUTINE HERE									
	;	:									
		RET									
	;										
	SERSI	0:									
	;	:									
	;	DO THE SIO INTERRUPT									
	;	SERVICE ROUTINE HERE									
	;	:									
		RET									
	;										
	SERPT	:									
	;	:									
	;	DO THE PROGRAMMARIE TIMER INTERRIPT									
	;	SERVICE ROUTINE HERE									
	;	:									
		RET									
	;										
Programming notes	(1) The est	The interrupt factor flag is set when the interrupt conditions are established, regardless of the setting of the interrupt mask									
	reg	ister.									
	(2) Rea "0"_ car	ad the interrupt factor flag in the DI status (interrupt flag = ). Reading of interrupt factor flag is available at EI, but be reful in the following cases.									
	If t rup be int int	he interrupt mask register value corresponding to the inter- ot factor flags to be read is set to "1", an interrupt request will generated by the interrupt factor flags set timing, or an errupt request will not be generated. Be very careful when errupt factor flags are in the same address.									
	(0) D										
	(3) Be the the = "	sure that writing to the interrupt mask register is done with interrupt in the DI status (interrupt flag = "0"). Writing to interrupt mask register while in the EI status (interrupt flag 1") may cause malfunction.									
	(4) Wh prie	en multiple interrupts simultaneously occur, the high ority vector address is set to the program counter.									

# CHAPTER 7 SUMMARY OF NOTES

### 7.1 Notes for Low Current Consumption

The E0C6274 contains control registers for each of the circuits so that current consumption can be lowered. These control registers lower the current consumption through programs that operate the circuits at the minimum levels.

The following text explains the circuits that can control operation and their control registers. Refer to these when putting programs together.

#### Table 7.1.1 Circuits and control registers

Circuits (and items)	Control registers	Order of consumed current
CPU	HALT, SLEEP instructions	See electrical characteristics (*)
CPU operating frequency	CLKCHG, OSCC	See electrical characteristics (*)
A/D converter	ADON, GNDON0, GNDON1, VRON	See electrical characteristics (*)
AMP circuit	AMPON0, AMPON1	See electrical characteristics (*)
SVD circuit	SVDON	See electrical characteristics (*)

\* "I. E0C6274 Technical Hardware", Chapter 7

#### Below are the circuit statuses at initial reset.

CPU:	Operating status	
CPU operating frequency:	Low speed side (CLKCHG = "0"), OSC3 oscillation circuit	OFF status (OSCC = "0")
A/D converter:	A/D converter GND generation circuit Reference voltage generation circuit	OFF status (ADON = "0") OFF status (GNDON0, GNDON1 = "0") OFF status (VRON = "0")
AMP circuit:	OFF status (AMPON0, AMPON1 = "	0")
SVD circuit:	OFF status (SVDON = "0")	

### 7.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

- **System initialization** In some of initial registers and initial data memory area, the initial value is undefined after reset. Set them proper initial values by the program, as necessary.
  - **Memory** Memory is not mounted in unused area within the memory map and in memory area not indicated in this manual. For this reason, normal operation cannot be assured for programs that have been prepared with access to these area.
- SVD (Supply voltage (1) The SVD circuit should normally be turned OFF (SVDON = "0") as the consumption current of the IC becomes large when it is ON (SVDON = "1").
  - (2) To obtain a stable result, the SVD circuit must be set to ON with at least 100  $\mu$ sec. Hence, to obtain the SVD detection result, follow the programming sequence below.
    - 1. Set SVDON to "1" (ON)
    - 2. Maintain at least 100 µsec minimum
    - 3. Set SVDON to "0" (OFF)
    - 4. Read out SVDDT

However, when a crystal oscillation clock (fosc1) is selected for CPU system clock, the instruction cycle are long enough, so that there is no need for concern about maintaining 100  $\mu sec$  for the SVDON = "1" with the software.

Watchdog timer (1) The watchdog timer must be reset within 3-second cycles. Because of this, the watchdog timer data (WD0, WD1) cannot be used for clocking of 3 seconds or more.

# (2) When clock timer resetting (TMRST $\leftarrow$ "1") is performed, the watchdog timer is also reset.

Oscillation circuit (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.

- (2) When switching the clock from OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) To lessen current consumption, keep OSC3 oscillation OFF except when the CPU must be run at high speed.
- (4) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be OFF.

- R: pull up resistance 300 k $\Omega$
- **Output ports** (1) When BZ, BZ, FOUT and PTOVF output are selected by software, a hazard may be observed in the output waveform when the data of the output register changes.
  - (2) When R00 is used for general output port, set FOR00 to "0". When R00 is used for FOUT output, set FOR00 to "1".
  - (3) When R01 is used for general output port, set PTR01 to "0". When R01 is used for PTOVF output, set PTR01 to "1".
  - (4) When R02 is used for general output port, set BZR02 to "0". When R02 is used for buzzer output, set BZR02 to "1".
  - (5) When R03 is used for general output port, set BZR03 to "0". When R03 is used for buzzer inverted output, set BZR03 to "1".
  - **I/O ports** (1) When P20-P23 is used as general I/O ports, set PFS to "0".
    - (2) When P20-P23 is used as serial I/O ports, set PFS to "1".
    - (3) When in the input mode, I/O ports are changed from low to high by pull up resistor, the rise of the waveform is delayed on account of the time constant of the pull up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10\times C\times R$ 

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull up registance 300 k $\Omega$ 

- LCD driver (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
  - (2) Since the display memory area is write-only, display data cannot be rewritten by arithmetic operations (such as AND, OR, ADD, SUB).
- **Clock timer** (1) Be sure to data reading in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
  - (2) When the clock timer has been reset, the interrupt factor flag (IT) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
  - (3) When the clock timer has been reset, the watchdog timer is also reset.
- **Stopwatch timer** (1) Be sure to data reading in the order of low-order data (SWL0–SWL3) then high-order data (SWH0–SWH3).
  - (2) When the stopwatch timer has been reset, the interrupt factor flag (ISW) may sometimes be set to "1". Consequently, perform flag reading (reset the flag) as necessary at reset.
- **Programmable timer** (1) When initiating programmable timer count, perform programming by the following steps:
  - 1. Set the initial data to RD0-RD7.
  - 2. Reset the programmable timer by writing "1" to PTRST.
  - 3. Start the down-count by writing "1" to PTRUN.
  - (2) When the reload register (RD0–RD7) value is set at "00H", the down-counter becomes a 256-value counter.
  - (3) Be sure to data reading in the order of low-order data (PT0-PT3) then high-order data (PT4-PT7).
  - (4) If R01 terminal is program for PTOVF output, then R01 register
    (D4H, D1) must be set as "0", and R01 terminal output the frequency = (PT Input predivided frequency)/[(PT reload register) \* 2]. If R01 terminal is program for DC output, then PTR01 (E9H, D3) must be set as "0".

- Serial interface (1) When using the serial interface in the master mode, the synchronous clock uses the CPU system clock. Accordingly, do not change the system clock (fosc1 ↔ fosc3) while the serial interface is operating.
  - (2) Perform data writing/reading to data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
  - (3) As a trigger condition, it is required that data writing or reading on data registers SDO-SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SDO-SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
  - (4) SCTRG can be read or write. After write "1" to SCTRG, it will still high until serial data been shift in or out completely.
  - Amplifier(1) It takes about 3 msec for the AMP0 or AMP1 output becomes<br/>stable when the circuit is turned on. Therefore, the program<br/>must include a wait time of at least 3 msec before the output<br/>data is loaded after the AMP1 or AMP0 circuit has been turned<br/>on.
    - (2) The AMPDT1(0) is undefined when the AMPP1(0) or AMPM1(0) is disconnected, and is "0" when AMPON1(0) is "0". After an initial reset, this bit is set to "0".
    - (3) To reduce current consumption, set the AMP circuit to OFF when it is not necessary.
  - A/D converter (1) To reduce current consumption, set the reference voltage generation circuit, the middle electric potential generation circuit and the A/D converter to OFF when it is not necessary.
    - (2) Do not fail to select the correct combinations for the analog input terminal and measurement items. (Refer to Table 6.13.4)
    - (3) To perform a stable A/D conversion, secure the decided wait time.
    - (4) Be sure to check whether the data is effective or invalid by reading the A/D conversion data in the order F7H  $\rightarrow$  F8H  $\rightarrow$  F9H  $\rightarrow$  FAH and immediately thereafter reading the IDR (FBH).

- (5) When reading data after turning the A/D converter OFF, the A/ D converter should be OFF in the period from an interrupt generation to the beginning of a reverse integration.
- (6) When the A/D converter is reset or turned OFF, the interrupt factor flag (IAD) may sometimes be set to "1". Consequently, read the flag (reset the flag) as necessary at reset or at the turning OFF.
- **Sleep function** (1) Because all I/O registers remain the same values, so please set the proper values before execute "SLP" instruction.
  - (2) After the K10 input port or external system reset trigger to the chip, the chip should wait, then wakeup.
  - (3) When the chip is sleeping, there is no noise rejector for K10 input port all low system reset.
  - (4) When shifting to the SLEEP status, the CPU clock must be set to OSC1 and the OSC3 oscillation circuit must be off.
  - (5) Normally, the K10 interrupt is used to release the SLEEP mode. Because of this, the following settings must be done before shifting to the SLEEP mode.
    - Set the K10 input interrupt condition using the DFK10 register.
    - Enable the K10 input interrupt using the EIK1 register.
    - Set the interrupt flag to EI (interrupt enable).
  - **Interrupt** (1) The interrupt factor flag is set when the interrupt conditions are established, regardless of the setting of the interrupt mask register.
    - (2) Read the interrupt factor flag in the DI status (interrupt flag = "0"). Reading of interrupt factor flag is available at EI, but be careful in the following cases.

If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

- (3) Be sure that writing to the interrupt mask register is done with the interrupt in the DI status (interrupt flag = "0"). Writing to the interrupt mask register while in the EI status (interrupt flag = "1") may cause malfunction.
- (4) When multiple interrupts simultaneously occur, the high priority vector address is set to the program counter.

### APPENDIX A

### E0C6274 DATA MEMORY (RAM) MAP

RAM map - 1 (000H-07FH)



RAM map - 2 (100H-17FH)





RAM map - 4 (300H-37FH)



			-											I	SOZ	0	0	CLK CLK	0SO	2 LC	5	5	0	LCD	ZSV	SVD	SCD	SVD	SVD
	ш									I	I	I	1	I	ZSDH	SD7	SD6	SD5	SD4	ZRDH	RD7	RD6	RD5	RD4		I	1		I
	۵		-							I	I	I	1	I	ZSDL	SD3	SD2	SD1	SD0	ZRDL	RD3	RD2	RD1	RD0	1	I		1	I
	ပ									ZEIT	EIT1	EIT2	EIT8	EIT32	ZSIOC2	0	0	SCRUN	SCTRG	ZPTH	PT7	PT6	PT5	PT4	1	I			ı
	В									ZEISW	0	0	EISW1	EISW0	ZSIOC1	PFS	SDP	SCS1	SCS0	ZPTL	PT3	PT2	PT1	PT0	ZIDR	0	0	0	IDR
	A									ZSIKO	SIK03	SIK02	SIK01	SIK00	ZP2	P23	P22	P21	P20	ZPTC2	PTD1	PTD0	PTC1	PTC0	ZAD3	0	0	ADP	AD12
	6									ZEIK	0	0	EIK1	EIKO	ZP1	P13	P12	P11	P10	ZPTC1	PTR01	0	PTRUN	PTRST	ZAD2	AD11	AD10	AD9	AD8
	8									ZEIAD	0	EIAD	EISIO	EIPT	ZP0	P03	P02	P01	P00	ZSWH_	SWH7	SWH6_	SWH5_	SWH4	ZAD1	AD7	AD6	AD5	AD4
	7									I	I	I	1	-	ZPUP	0	PUP2	PUP1	PUP0	ZSWL	SWL3	SWL2	SWL1	SWL0	ZADO	AD3	AD2	AD1	AD0
	9									ZIT	E	IT2	IT8	IT32	ZIOC	0	10C2	1001	000	ZSWCTU	0	0	SWRUN	SWRST	ZADON	ADON	0	0	A14
	5									ZISW	0	0	ISW1	ISW0	1	1			I	ZWDOG	WDRST	0	MD1	WD0	ZAI	AI3	AI2	AI1	AIO
	4		-							ZIAD	0	0	0	IAD	ZR0	R03	R02	R01	R00	ZTMH	TM7	TM6		TM4	ZAIS	AIS3	AIS2	AIS1	AISO
	ε									ZIKO	0	0	0	IKO	ZDFK1	0	0	0	DFK10	ZTML	TM3	TM2	TM1	TMO	ZADRS	0	0	ADRS1	ADRS0
	2									ZIK1	0	0	0	IK1	ZDFK0	DFK03	DFK02	DFK01	DFK00	ZTMRST	0	0	0	TMRST	ZAMPDT	0	0	AMPDT1	<b>AMPDT0</b>
	~		-							ZISIO	0	0	0	ISIO	ZK1	0	0	0	K10	ZFOCTL	FOR00	0	FOFQ1	FOFQ0	ZAMPON	0	0	AMPON1	AMPONO
NAME:	0							- - - - - - -		ZIPT	0	0	0	РТ	ZKO	ХÖS	K02	KQ	К00	ZBZCTL	BZR03	BZR02	0	BZFQ	ZGNDON	GNDON1	GNDONO	VRAON	VRON
DGRAM		3 NAME			LSB	NAME	MSB		LSB	<b>NAME</b>	MSB			LSB	<b>NAME</b>	MSB			LSB	= NAME	MSB			LSB	- NAME	MSB			LSB
PRC	/ <u>–</u>	0	-	~	1	<del>ი</del>					-				-						·				ш.	•			_

Display memory (80H–9FH), I/O memory (C0H–FFH)

### APPENDIX B

### E0C6274 INSTRUCTION SET

Instruction set - 1

Olevelfeetien	Mne-	0					Ope	ratio	n Co	de				Flag		0	Onerstiller
Classification	monic	Operand	В	А	9	8	7	6	5	4 3	3 2	2 '	1 (	IDZ	С	CIOCK	Operation
Branch	PSET	р	1	1	1	0	0	1	0 p	4 p	3 p	2 p	1 p	0		5	NBP $\leftarrow$ p4, NPP $\leftarrow$ p3~p0
instructions	JP	s	0	0	0	0	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		5	PCB $\leftarrow$ NBP, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0
		C, s	0	0	1	0	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		5	PCB $\leftarrow$ NBP, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0 if C=1
		NC, s	0	0	1	1	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		5	PCB $\leftarrow$ NBP, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0 if C=0
		Z, s	0	1	1	0	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		5	PCB $\leftarrow$ NBP, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0 if Z=1
		NZ, s	0	1	1	1	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		5	PCB $\leftarrow$ NBP, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0 if Z=0
	JPBA		1	1	1	1	1	1	1 (	0 1	1 (	) (	) (	)		5	$PCB \leftarrow NBP, PCP \leftarrow NPP, PCSH \leftarrow B, PCSL \leftarrow A$
	CALL	s	0	1	0	0	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		7	$M(SP-1) \leftarrow PCP, M(SP-2) \leftarrow PCSH, M(SP-3) \leftarrow PCSL+1$
																	SP $\leftarrow$ SP-3, PCP $\leftarrow$ NPP, PCS $\leftarrow$ s7~s0
	CALZ	s	0	1	0	1	s7	s6	s5 s	4 s	3 s	2 s	1 s	)		7	$M(SP-1) \leftarrow PCP, M(SP-2) \leftarrow PCSH, M(SP-3) \leftarrow PCSL+1$
																	SP $\leftarrow$ SP-3, PCP $\leftarrow$ 0, PCS $\leftarrow$ s7~s0
	RET		1	1	1	1	1	1	0	1	1 1	1 1	1 1			7	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3$
	RETS		1	1	1	1	1	1	0	1	1 1	1 1	1 (	)		12	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3, PC \leftarrow PC+1$
	RETD	l	0	0	0	1	17	16	151	4 <i>l</i>	3 <i>l</i>	2 l	1 <i>l</i>	)		12	$PCSL \leftarrow M(SP), PCSH \leftarrow M(SP+1), PCP \leftarrow M(SP+2)$
																	$SP \leftarrow SP+3$ , $M(X) \leftarrow l3 \sim l0$ , $M(X+1) \leftarrow l7 \sim l4$ , $X \leftarrow X+2$
System	NOP5		1	1	1	1	1	1	1	1	1 (	) 1	1 1			5	No operation (5 clock cycles)
control	NOP7		1	1	1	1	1	1	1	1	1 1	1 1	1 1			7	No operation (7 clock cycles)
instructions	HALT		1	1	1	1	1	1	1	1	1 (	) (	) (	)		5	Halt (stop clock)
	SLP		1	1	1	1	1	1	1	1	1 (	) (	) 1			5	SLEEP (stop oscillation)
Index	INC	Х	1	1	1	0	1	1	1 (	0 0	) (	) (	) (			5	X←X+1
operation		Y	1	1	1	0	1	1	1	1 (	) (	) (	) (	)		5	$Y \leftarrow Y+1$
instructions	LD	X, x	1	0	1	1	x7	x6 :	x5 x	4 x	3 x	2 x	1 x	)		5	$XH \leftarrow x7 \sim x4, XL \leftarrow x3 \sim x0$
		Ү, у	1	0	0	0	y7	y6 :	у5 у	4 y	3у	2у	1 y	)		5	YH← y7~y4, YL← y3~y0
		XP, r	1	1	1	0	1	0	0 (	0 0	) (	) r	1 r	)		5	XP←r
		XH, r	1	1	1	0	1	0	0 (	0 0	0 1	l r	1 r	)		5	XH←r
		XL, r	1	1	1	0	1	0	0 (	0	1 (	) r	1 r	)		5	XL←r
		YP, r	1	1	1	0	1	0	0	1 (	) (	) r	1 r	)		5	YP←r
		YH, r	1	1	1	0	1	0	0	1 (	0 1	l r	1 r	)		5	YH←r
		YL, r	1	1	1	0	1	0	0	1	1 (	) r	1 r	)		5	YL←r
		r, XP	1	1	1	0	1	0	1 (	0 0	) (	) r	1 r	)		5	r←XP
		r, XH	1	1	1	0	1	0	1 (	0 0	0 1	l r	1 r	)		5	r←XH
		r, XL	1	1	1	0	1	0	1 (	0	1 (	) r	1 r	)		5	r←XL
		r, YP	1	1	1	0	1	0	1	1 (	) (	) r	1 r	)		5	r←YP
		r, YH	1	1	1	0	1	0	1	1 (	0 1	l r	1 r	)		5	r←YH
		r, YL	1	1	1	0	1	0	1	1	1 (	) r	1 r	)		5	r←YL
	ADC	XH, i	1	0	1	0	0	0	0 (	) i	3 i	2 i	1 i	) 1	\$	7	XH←XH+i3~i0+C
		XL, i	1	0	1	0	0	0	0	1 i	3 i.	2 i	1 i	) 1	\$	7	XL←XL+i3~i0+C
		YH, i	1	0	1	0	0	0	1 (	) i	3 i.	2 i	1 i	) 1	\$	7	YH←YH+i3~i0+C
		YL, i	1	0	1	0	0	0	1	1 i	3 i	2 i	1 i	)	\$	7	YL←YL+i3~i0+C

#### Instruction set - 2

	Mne-						Oper	ation	Code	è				Flag			
Classification	monic	Operand	В	А	9	8	7	65	5 4	3	2	1	0	IDZ	С	Clock	Operation
Index	СР	XH, i	1	0	1	0	0	1 (	) ()	i3	i2	2 i1	i0	\$	\$	7	XH-i3~i0
operation		XL, i	1	0	1	0	0	1 (	) 1	i3	i2	2 i1	i0	\$	¢	7	XL-i3~i0
instructions		YH, i	1	0	1	0	0	1 1	0	i3	i2	2 i1	i0	\$	$\uparrow$	7	YH-i3~i0
		YL, i	1	0	1	0	0	1 1	1	i3	i2	2 i1	i0	\$	¢	7	YL-i3~i0
Data	LD	r, i	1	1	1	0	0	0 r	1 r0	i3	i2	2 i1	i0			5	r ←i3~i0
transfer		r, q	1	1	1	0	1	1 (	) ()	r1	rC	) q1	q0			5	r←q
instructions		A, Mn	1	1	1	1	1	0 1	0	n3	3 n2	2 n1	n0			5	$A \leftarrow M(n3 \sim n0)$
		B, Mn	1	1	1	1	1	0 1	1	n3	3 n2	2 n1	n0			5	$B \leftarrow M(n3 \sim n0)$
		Mn, A	1	1	1	1	1	0 (	) ()	n3	3 n2	2 n1	n0			5	$M(n3 \sim n0) \leftarrow A$
		Mn, B	1	1	1	1	1	0 (	) 1	n3	3 n2	2 n1	n0			5	$M(n3 \sim n0) \leftarrow B$
	LDPX	MX, i	1	1	1	0	0	1 1	0	i3	i2	2 i1	i0			5	$M(X) \leftarrow i3 \sim i0, X \leftarrow X+1$
		r, q	1	1	1	0	1	1 1	0	r1	rC	) q1	q0			5	$r \leftarrow q, X \leftarrow X+1$
	LDPY	MY, i	1	1	1	0	0	1 1	1	i3	i2	2 i1	i0			5	$M(Y) \leftarrow i3 \sim i0, Y \leftarrow Y+1$
		r, q	1	1	1	0	1	1 1	1	r1	rC	) q1	q0			5	$r \leftarrow q, Y \leftarrow Y+1$
	LBPX	MX, l	1	0	0	1	17 1	161	514	13	312	2 1 1	10			5	$M(X) \leftarrow l  3 \sim l0,  M(X+1) \leftarrow l  7 \sim l  4,  X \leftarrow X+2$
Flag	SET	F, i	1	1	1	1	0	1 (	) ()	i3	i2	2 i1	i0	$\uparrow\uparrow\uparrow$	Ŷ	7	F←F∀i3~i0
operation	RST	F, i	1	1	1	1	0	1 (	) 1	i3	i2	2 i1	i0	$\downarrow \downarrow \downarrow \downarrow$	$\downarrow$	7	F←F^i3~i0
instructions	SCF		1	1	1	1	0	1 (	) ()	0	0	0	1		Ŷ	7	C←1
	RCF		1	1	1	1	0	1 (	) 1	1	1	1	0		$\downarrow$	7	C←0
	SZF		1	1	1	1	0	1 (	) ()	0	0	1	0	↑ (		7	Z←1
	RZF		1	1	1	1	0	1 (	) 1	1	1	0	1	$\downarrow$		7	Z←0
	SDF		1	1	1	1	0	1 (	) ()	0	1	0	0	<b>↑</b>		7	D←1 (Decimal Adjuster ON)
	RDF		1	1	1	1	0	1 (	) 1	1	0	1	1	$\downarrow$		7	D←0 (Decimal Adjuster OFF)
	EI		1	1	1	1	0	1 (	) ()	1	0	0	0	<b>↑</b>		7	$I \leftarrow 1$ (Enables Interrupt)
	DI		1	1	1	1	0	1 (	) 1	0	1	1	1	$\downarrow$		7	$I \leftarrow 0$ (Disables Interrupt)
Stack	INC	SP	1	1	1	1	1	1 (	) 1	1	0	1	1			5	$SP \leftarrow SP + 1$
operation	DEC	SP	1	1	1	1	1	1 (	) ()	1	0	1	1			5	SP← SP-1
instructions	PUSH	r	1	1	1	1	1	1 (	) ()	0	0	r1	r0			5	$SP \leftarrow SP-1, M(SP) \leftarrow r$
		XP	1	1	1	1	1	1 (	) ()	0	1	0	0			5	$SP \leftarrow SP-1, M(SP) \leftarrow XP$
		XH	1	1	1	1	1	1 (	) ()	0	1	0	1			5	$SP \leftarrow SP-1, M(SP) \leftarrow XH$
		XL	1	1	1	1	1	1 (	) ()	0	1	1	0			5	$SP \leftarrow SP-1, M(SP) \leftarrow XL$
		YP	1	1	1	1	1	1 (	) ()	0	1	1	1			5	$SP \leftarrow SP-1, M(SP) \leftarrow YP$
		YH	1	1	1	1	1	1 (	) ()	1	0	0	0			5	$SP \leftarrow SP-1, M(SP) \leftarrow YH$
		YL	1	1	1	1	1	1 (	) ()	1	0	0	1			5	$SP \leftarrow SP-1, M(SP) \leftarrow YL$
		F	1	1	1	1	1	1 (	) ()	1	0	1	0			5	$SP \leftarrow SP-1, M(SP) \leftarrow F$
	POP	r	1	1	1	1	1	1 (	) 1	0	0	r1	r0			5	$r \leftarrow M(SP), SP \leftarrow SP+1$
		XP	1	1	1	1	1	1 (	) 1	0	1	0	0			5	$XP \leftarrow M(SP), SP \leftarrow SP+1$
		XH	1	1	1	1	1	1 (	) 1	0	1	0	1		_	5	$XH \leftarrow M(SP), SP \leftarrow SP+1$
		XL	1	1	1	1	1	1 (	) 1	0	1	1	0			5	$XL \leftarrow M(SP), SP \leftarrow SP+1$
		YP	1	1	1	1	1	1 (	) 1	0	1	1	1			5	$YP \leftarrow M(SP), SP \leftarrow SP+1$

Instruction set - 3

Classification	Mne-	Operand		Operation Code											Fla	ag Clock		Clock	Operation	
Classification	monic	Operatio	В	А	9	8	7	6	5	4	3	2	1	0	1	D	Ζ	С	CIUCK	Operation
Stack	POP	YH	1	1	1	1	1	1	0	1	1	0	0	0					5	$YH \leftarrow M(SP), SP \leftarrow SP+1$
operation		YL	1	1	1	1	1	1	0	1	1	0	0	1					5	$YL \leftarrow M(SP), SP \leftarrow SP+1$
instructions		F	1	1	1	1	1	1	0	1	1	0	1	0	\$	↕	\$	↕	5	$F \leftarrow M(SP), SP \leftarrow SP+1$
	LD	SPH, r	1	1	1	1	1	1	1	0	0	0	r1	r0					5	SPH← r
		SPL, r	1	1	1	1	1	1	1	1	0	0	r1	r0					5	$SPL \leftarrow r$
		r, SPH	1	1	1	1	1	1	1	0	0	1	r1	r0					5	r← SPH
		r, SPL	1	1	1	1	1	1	1	1	0	1	r1	r0					5	$r \leftarrow SPL$
Arithmetic	ADD	r, i	1	1	0	0	0	0	r1	r0	i3	i2	i1	i0		$\star$	\$	↕	7	r←r+i3~i0
instructions		r, q	1	0	1	0	1	0	0	0	r1	r0	q1	q0		$\star$	$\uparrow$	↕	7	r←r+q
	ADC	r, i	1	1	0	0	0	1	r1	r0	i3	i2	i1	i0		$\star$	€	↕	7	$r \leftarrow r+i3\sim i0+C$
		r, q	1	0	1	0	1	0	0	1	r1	r0	q1	q0		$\star$	\$	↕	7	$r \leftarrow r + q + C$
	SUB	r, q	1	0	1	0	1	0	1	0	r1	r0	q1	q0		$\star$	€	↕	7	r←r-q
	SBC	r, i	1	1	0	1	0	1	r1	r0	i3	i2	i1	i0		★	\$	↕	7	r←r-i3~i0-C
		r, q	1	0	1	0	1	0	1	1	r1	r0	q1	q0		$\star$	€	€	7	r←r-q-C
	AND	r, i	1	1	0	0	1	0	r1	r0	i3	i2	i1	i0			€		7	r ← r∧ i3~i0
		r, q	1	0	1	0	1	1	0	0	r1	r0	q1	q0			\$		7	r←r∧q
	OR	r, i	1	1	0	0	1	1	r1	r0	i3	i2	i1	i0			\$		7	r←r√i3~i0
		r, q	1	0	1	0	1	1	0	1	r1	r0	q1	q0			\$		7	r←r∨q
	XOR	r, i	1	1	0	1	0	0	r1	r0	i3	i2	i1	i0			\$		7	r←r∀i3~i0
		r, q	1	0	1	0	1	1	1	0	r1	r0	q1	q0			\$		7	r←r∀q
	СР	r, i	1	1	0	1	1	1	r1	r0	i3	i2	i1	i0			\$	↕	7	r-i3~i0
		r, q	1	1	1	1	0	0	0	0	r1	r0	q1	q0			\$	€	7	r-q
	FAN	r, i	1	1	0	1	1	0	r1	r0	i3	i2	i1	i0			\$		7	r∧i3~i0
		r, q	1	1	1	1	0	0	0	1	r1	r0	q1	q0			\$		7	r∧q
	RLC	r	1	0	1	0	1	1	1	1	r1	r0	r1	r0			$\uparrow$	↕	7	$d3 \leftarrow d2, d2 \leftarrow d1, d1 \leftarrow d0, d0 \leftarrow C, C \leftarrow d3$
	RRC	r	1	1	1	0	1	0	0	0	1	1	r1	r0			\$	€	5	$d3 \leftarrow C, d2 \leftarrow d3, d1 \leftarrow d2, d0 \leftarrow d1, C \leftarrow d0$
	INC	Mn	1	1	1	1	0	1	1	0	n3	n2	n1	n0			\$	€	7	$M(n3\sim n0) \leftarrow M(n3\sim n0)+1$
	DEC	Mn	1	1	1	1	0	1	1	1	n3	n2	n1	n0			\$	€	7	$M(n3 \sim n0) \leftarrow M(n3 \sim n0)-1$
	ACPX	MX, r	1	1	1	1	0	0	1	0	1	0	r1	r0		*	\$	€	7	$M(X) \leftarrow M(X)+r+C, X \leftarrow X+1$
	ACPY	MY, r	1	1	1	1	0	0	1	0	1	1	r1	r0		$\star$	\$	\$	7	$M(Y) \leftarrow M(Y) + r + C, Y \leftarrow Y + 1$
	SCPX	MX, r	1	1	1	1	0	0	1	1	1	0	r1	r0		*	\$	\$	7	$M(X) \leftarrow M(X)$ -r-C, $X \leftarrow X+1$
	SCPY	MY, r	1	1	1	1	0	0	1	1	1	1	r1	r0		$\star$	\$	€	7	$M(Y) \leftarrow M(Y)$ -r-C, $Y \leftarrow Y$ +1
	NOT	r	1	1	0	1	0	0	r1	r0	1	1	1	1			$\uparrow$		7	$r \leftarrow \overline{r}$

Abbreviations used in the explanations have the following meanings.

Symbols associated with	AA register
registers and memory	B B register
	XXHL register (low order eight bits of index register IX)
	YYHL register (low order eight bits of index
	register IY)
	XHXH register (high order four bits of XHL register)
	XLXL register (low order four bits of XHL register)
	YHYH register (high order four bits of YHL register)
	YL YL register (low order four bits of YHL register)
	XP XP register (high order four bits of index
	register IX)
	YP YP register (high order four bits of index
	register IY)
	SP Stack pointer SP
	SPH High-order four bits of stack pointer SP
	SPL Low-order four bits of stack pointer SP
	MX, $M(X)$ Data memory whose address is specified with index
	register IX
	MY, M(Y) Data memory whose address is specified with index register IY
	Mn, M(n) Data memory address 000H–00FH (address specified with immediate data n of 00H–0FH)
	M(SP) Data memory whose address is specified with stack pointer SP
	r, q Two-bit register code
	r, q is two-bit immediate data; according to the con-
	tents of these bits, they indicate registers A, B, and
	MX and MY (data memory whose addresses are
	specified with index registers IX and IY)

	r	c	1	Pogiatora apogified				
r1	r0	q1	q0	Registers specified				
0	0	0	0	А				
0	1	0	1	В				
1	0	1	0	MX				
1	1	1	1	MY				

Symbols associated with program counter	NBP New bank pointer NPP New page pointer PCB Program counter bank PCP Program counter page PCS Program counter step PCSH Four high order bits of PCS PCSL Four low order bits of PCS
Symbols associated with flags	F Flag register (I, D, Z, C) C Carry flag Z Zero flag D Decimal flag I Interrupt flag ↓
Associated with immediate data	pFive-bit immediate data or label 00H-1FH sEight-bit immediate data or label 00H-0FFH lEight-bit immediate data 00H-0FFH iFour-bit immediate data 00H-0FH
Associated with arithmetic and other operations	<ul> <li>+ Add</li> <li> Subtract</li> <li>∧ Logical AND</li> <li>∨ Logical OR</li> <li>∀ Exclusive-OR</li> <li>★ Add-subtract instruction for decimal operation when the D flag is set</li> </ul>

### APPENDIX C PSEUDO-INSTRUCTION TABLE OF THE CROSS ASSEMBLER

Item No.	Pseudo-instruction	Meaning	Example of Use		
1	EQU	To allocate data to label	ABC	EQU	9
	(Equation)		BCD	EQU	ABC+1
2	ORG	To define location counter		ORG	100H
	(Origin)			ORG	256
3	SET	To allocate data to label	ABC	SET	0001H
	(Set)	(data can be changed)	ABC	SET	0002н
4	DW	To define ROM data	ABC	DW	' AB '
	(Define Word)		BCD	DW	OFFBH
5	PAGE	To define boundary of page		PAGE	1H
	(Page)			PAGE	15
6	SECTION (Section)	To define boundary of section		SECTION	
7	END (End)	To terminate assembly		END	
8	MACRO	To define macro			
	(Macro)				
			CHECK	MACRO	DATA
9	LOCAL	To make local specification of label	LOCAL	LOOP	
	(Local)	during macro definition	LOOP	CP	MX, DATA
10	ENDM	To end macro definition		UP	NZ, LOOP
10	(End Macro)	To the matrix definition			
				CHECK	1

### APPENDIX D

### COMMAND TABLE OF ICE6200

ICE6200 command table - 1

Item No.	Function	Command Format	Outline of Operation	
1	Assemble	#A,a 🖵	Assemble command mnemonic code and store at address "a"	
2	Disassemble	#L,a1,a2 🖵	Contents of addresses a1 to a2 are disassembled and displayed	
3	Dump	#DP,a1,a2 🖵	Contents of program area a1 to a2 are displayed	
		#DD,a1,a2 🖵	Content of data area a1 to a2 are displayed	
4	Fill	#FP,a1,a2,d 🖵	Data d is set in addresses a1 to a2 (program area)	
		#FD,a1,a2,d 🖵	Data d is set in addresses a1 to a2 (data area)	
5	Set	#G,aJ	Program is executed from the "a" address	
	Run Mode	#TIM 🖵	Execution time and step counter selection	
		#OTF 🖵	On-the-fly display selection	
6	Trace	#T,a,n 🖵	Executes program while displaying results of step instruction	
			from "a" address	
		#U,a,n 🖵	Displays only the final step of #T,a,n	
7	Break	#BA,a 🖵	Sets Break at program address "a"	
		#BAR,a 🖵	Breakpoint is canceled	
		#BD J	Break condition is set for data RAM	
		#BDR 🖵	Breakpoint is canceled	
		#BR J	Break condition is set for EVA62XX CPU internal registers	
		#BRR J	Breakpoint is canceled	
		#BM 🖵	Combined break conditions set for program data RAM address	
			and registers	
		#BMR J	Cancel combined break conditions for program data ROM	
			address and registers	
		#BRES 🖵	All break conditions canceled	
		#BC J	Break condition displayed	
		#BE 🖵	Enter break enable mode	
		#BSYN 🕽	Enter break disable mode	
		#BT 🕽	Set break stop/trace modes	
		#BRKSEL,REM 🖵	Set BA condition clear/remain modes	
8	Move	#MP,a1,a2,a3 🖵	Contents of program area addresses a1 to a2 are moved to	
			addresses a3 and after	
		#MD,a1,a2,a3 🖵	Contents of data area addresses a1 to a2 are moved to addresses	
			a3 and after	
9	Data Set	#SP,a 🖵	Data from program area address "a" are written to memory	
		#SD,al	Data from data area address "a" are written to memory	
10	Change CPU	#DR J	Display EVA62XX CPU internal registers	
	Internal	#SR J	Set EVA62XX CPU internal registers	
	Registers	#I 🖵	Reset EVA62XX CPU	
		#DXY J	Display X, Y, MX and MY	
		#SXY J	Set data for X and Y display and MX, MY	

#### ICE6200 command table - 2

Item No.	Function	Command Format	Outline of Operation	
11	History	#H,p1,p2 J	Display history data for pointer 1 and pointer 2	
		#HB J	Display upstream history data	
		#HG J	Display 21 line history data	
		#HP J	Display history pointer	
		#HPS,a J	Set history pointer	
		#HC,S/C/EJ	Sets up the history information acquisition before (S),	
			before/after (C) and after (E)	
		#HA,a1,a2 J	Sets up the history information acquisition from program area	
			al to a2	
		#HAR,a1,a2 🖵	Sets up the prohibition of the history information acquisition	
			from program area a1 to a2	
		#HAD J	Indicates history acquisition program area	
		#HS,a 🖵	Retrieves and indicates the history information which executed	
			a program address "a"	
		#HSW,a 🖵	Retrieves and indicates the history information which wrote or	
		#HSR,a 🖵	read the data area address "a"	
12	File	#RF,file 🖵	Move program file to memory	
		#RFD,file 🖵	Move data file to memory	
		#VF,file 🖵	Compare program file and contents of memory	
		#VFD,file 🚽	Compare data file and contents of memory	
		#WF,file 🚽	Save contents of memory to program file	
		#WFD,file 🖵	Save contents of memory to data file	
		#CL,file 🖵	Load ICE6200 set condition from file	
		#CS,file 🖵	Save ICE6200 set condition to file	
13	Coverage	#CVDJ	Indicates coverage information	
		#CVR 🖵	Clears coverage information	
14	ROM Access	#RP J	Move contents of ROM to program memory	
		#VPJ	Compare contents of ROM with contents of program memory	
		#ROM J	Set ROM type	
15	Terminate	#Q 🖵	Terminate ICE and return to operating system control	
	ICE			
16	Command	#HELP J	Display ICE6200 instruction	
	Display			
17	Self	#CHK J	Report results of ICE6200 self diagnostic test	
	Diagnosis			

I means press the RETURN key.

### **EPSON** International Sales Operations

#### AMERICA

#### **EPSON ELECTRONICS AMERICA, INC.**

- HEADQUARTERS -1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone: +1-310-955-5300 Fax: +1-310-955-5400

#### - SALES OFFICES -

West 150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central 1450 East American Lane, Suite 1550 Schaumburg, IL 60173, U.S.A. Phone: +1-847-517-7667 Fax: +1-847-517-7601

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast 301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast 4300 Six Forks Road, Suite 430 Raleigh, NC 27609, U.S.A. Phone: +1-919-781-7667 Fax: +1-919-781-6778

1700 Spinnaker Drive Alpharetta, GA 30005, U.S.A. Phone: +1-770-754-4872 Fax: +1-770-753-0601

#### EUROPE

#### EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -Riesstrasse 15 80992 Muenchen, GERMANY Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

#### - GERMANY -

#### SALES OFFICE

Breidenbachstrasse 46 D-51373 Leverkusen, GERMANY Phone: +49-(0)214-83070-0 Fax: +49-(0)214-83070-10

#### - UNITED KINGDOM -

**UK BRANCH OFFICE** 

G6 Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

#### - FRANCE -

#### FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

#### ASIA

#### - HONG KONG, CHINA -

EPSON HONG KONG LTD. 20/F., Harbour Centre, 25 Harbour Road Wanchai, HONG KONG Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

#### - CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone: 21-6485-5552 Fax: 21-6485-0775

### - TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

 10F, No. 287, Nanking East Road, Sec. 3

 Taipei, TAIWAN, R.O.C.

 Phone: 02-2717-7360

 Fax: 02-2712-9164

 Telex: 24444

 EPSONTB

#### HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300, TAIWAN, R.O.C. Phone: 03-573-9900 Fax: 03-573-9169

#### - SINGAPORE -

#### EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone: +65-337-7911 Fax: +65-334-2716

#### - KOREA -

#### SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-Dong Youngdeungpo-Ku, Seoul, 150-010, KOREA Phone: 02-784-6027 Fax: 02-767-3677

#### - JAPAN -

#### SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

#### Electronic Device Marketing Department

IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

#### ED International Marketing Department I

(Europe & U.S.A.) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

### ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of **"Saving" Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings**.



### SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic devices information on Epson WWW server