

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER **E0C63B07 TECHNICAL MANUAL**

E0C63B07 Technical Hardware





CONTENTS

CHAPTER 1	OU	TLINE		_ 1
	1.1	Features	1	
	1.2	Block Diagram	2	
	1.3	Pin Layout Diagram	3	
	1.4	Signal Description		
	1.5	Mask Option		
CHAPTER 2	Pov	WER SUPPLY AND INITIAL RESET		7
	2.1	Power Supply		
		2.1.1 Voltage <vd1> for oscillation circuit and internal circuits</vd1>	7 8	
	2.2	Initial Reset	10)
		2.2.1 Reset terminal (RESET)		
		2.2.2 Simultaneous low input to terminals K00–K03		
		2.2.3 Oscillation detection circuit		
		2.2.4 Internal register at initial resetting		
	2.3	Test Terminal (TEST1, TEST2)		,
	2.3	Test Terminat (TEST1, TEST2)	12	2
CHAPTER 3	CP	U, ROM, RAM		_13
	3.1	CPU		3
	3.2	Code ROM		3
	3.3	RAM		3
CHAPTER 4	PEF	RIPHERAL CIRCUITS AND OPERATION		_ 15
	4.1	Memory Map		
	4.2	Setting of Power Supply and Operating Mode		
		4.2.1 Control of supply voltage doubler/halver		
		4.2.2 Operating mode for the oscillation system voltage regulator		
		and the internal operating voltage		
		4.2.3 Operating mode for LCD system voltage circuit		
		4.2.5 Programming notes		
	4.3	Watchdog Timer		5
	7.5	4.3.1 Configuration of watchdog timer		,
		4.3.2 Interrupt function		
		4.3.3 I/O memory of watchdog timer		
		4.3.4 Programming notes		
	4.4	Oscillation Circuit		3
		4.4.1 Configuration of oscillation circuit		
		4.4.2 OSC1 oscillation circuit		
		4.4.3 OSC3 oscillation circuit		
		4.4.5 Clock frequency and instruction execution time		
		4.4.6 I/O memory of oscillation circuit		
		4.4.7 Programming notes		

4.5	Input Ports (K00–K03 and K10–K13)	33
	4.5.1 Configuration of input ports	
	<i>4.5.2 Interrupt function</i>	
	4.5.3 Mask option	
	4.5.4 I/O memory of input ports	
	4.5.5 Programming notes	
4.6	Output Ports (R00–R03 and R10–R13)	38
	4.6.1 Configuration of output ports	
	4.6.2 Mask option	
	4.6.3 High impedance control	
	4.6.4 Special output	
	4.6.5 I/O memory of output ports	
	4.6.6 Programming notes	
4.7	I/O Ports (P00–P03, P10–P13 and P20–P23)	43
	4.7.1 Configuration of I/O ports	
	4.7.2 Mask option	
	4.7.3 I/O control registers and input/output mode	
	4.7.4 Pull-up during input mode	
	4.7.5 I/O memory of I/O ports 45 4.7.6 Programming note 47	
4.8	LCD Driver (COM0–COM3, SEG0–SEG59)	48
	4.8.1 Configuration of LCD driver	
	4.8.2 Power supply for LCD driving	
	4.8.3 Control of LCD display and drive waveform	
	4.8.4 Mask option 54 4.8.5 I/O memory of LCD driver 55	
	4.8.6 Programming notes	
4.0		
4.9	Clock Timer	3/
	4.9.1 Configuration of clock timer	
	4.9.2 Data reading and hold function574.9.3 Interrupt function58	
	4.9.4 I/O memory of clock timer	
	4.9.5 Programming notes	
1 10		62
4.10	Stopwatch Timer	02
	4.10.1 Configuration of stopwarch timer 52 4.10.2 Count-up pattern 52	
	4.10.3 Interrupt function	
	4.10.4 I/O memory of stopwatch timer	
	4.10.5 Programming notes	
111	Programmable Timer	66
4.11	4.11.1 Configuration of programmable timer 66	00
	4.11.2 Setting of initial value and counting down	
	4.11.3 Counter mode	
	4.11.4 Setting of input clock in timer mode	
	4.11.5 Interrupt function	
	4.11.6 Setting of TOUT output	
	4.11.7 Transfer rate setting for serial interface	
	$4.11.8 \ \textit{I/O memory of programmable timer}$	
	<i>4.11.9 Programming notes</i>	
4.12	Serial Interface (SIN, SOUT, SCLK, SRDY)	78
	4.12.1 Configuration of serial interface	
	4.12.2 Mask option	
	4.12.3 Master mode and slave mode of serial interface	
	4.12.4 Data input/output and interrupt function	
	4.12.5 I/O memory of serial interface	
	4.12.6 Programming notes 86	

	4.13	Melody Generator		. 87
		4.13.1 Configuration of melody generator		
		4.13.2 Mask option		
		4.13.3 Setting items of melody generator		
		4.13.4 Control of play		
		4.13.6 Description of melody ROM		
		4.13.7 Control of melody generator		
		4.13.8 Programming notes	97	
	4.14	SVD (Supply Voltage Detection) Circuit		. 98
		4.14.1 Configuration of SVD circuit	98	
		4.14.2 SVD operation		
		4.14.3 I/O memory of SVD circuit		
		4.14.4 Programming notes		
	4.15	Gate Array (Custom Block)		
		4.15.1 Outline		
		4.15.2 CPU interface		
		4.15.4 Control of custom block		
		4.15.5 Programming note		
	4 16	Interrupt and HALT		
	7.10	4.16.1 Interrupt factor		
		4.16.2 Interrupt mask		
		4.16.3 Interrupt vector	107	7
		4.16.4 I/O memory of interrupt		
CHARTER 6	5.1 5.2 R _A s	Notes for Low Current Consumption Summary of Notes by Function		112
CHAPIEK O	DAS	IC EXTERNAL WIRING DIAGRAM		_ 110
CHAPTER 7	ELE	CTRICAL CHARACTERISTICS		_ 112
	7.1	Absolute Maximum Rating		117
	7.2	Recommended Operating Conditions		117
	7.3	DC Characteristics		118
	7.4	Analog Circuit Characteristics and Power Current Consumption		119
	7.5	Oscillation Characteristics		
	7.6	Serial Interface AC Characteristics		
	7.7	Melody Generator AC Characteristics	•••••	122
	7.8	Timing Chart		123
CHAPTER 8	PAC	KAGE		124
	8.1	Plastic Package		124
	8.2	Ceramic Package for Test Samples		125
CHAPTER 9	P AD	LAYOUT _		120
	9.1	Diagram of Pad Layout		_
	9.2	Pad Coordinates		
	1.4	1 44 COOIGIIGIES		14/

CHAPTER 1 OUTLINE

The E0C63B07 is a microcomputer which has a high-performance 4-bit CPU E0C63000 as the core CPU, ROM (8,192 words \times 13 bits), RAM (1,024 words \times 4 bits), serial interface, watchdog timer, programmable timer, time base counters (2 systems), SVD circuit, a dot-matrix LCD driver that can drive a maximum 60 segments \times 4 commons, a gate array that consists of 10,000 gates and a melody circuit built-in. The E0C63B07 features low voltage/high speed (400 kHz) operation and low current consumption while the LCD is ON (current consumption in HALT: 2.0 μ A), this makes it suitable for battery driven portable equipment such as numeric pagers.

1.1 Features

OSC1 oscillation circuit	. 32.768 kHz /76.8 kHz /153.6 kH	Az (Typ.) Crystal oscillation circuit (*1)			
OSC3 oscillation circuit	. 400 kHz (Max.) CR oscillation of	circuit Operatable in 0.9 V			
Instruction set	. Basic instruction: 46 types (411 instructions with all) Addressing mode: 8 types				
Instruction execution time	During operation at 32.768 kH During operation at 76.8 kHz: During operation at 153.6 kHz During operation at 400 kHz:	26 μsec 52 μsec 78 μsec			
ROM capacity	. Code ROM: 8,192 words	× 13 bits			
RAM capacity	Data memory: 1,024 words Display memory: 60 words × 4				
Input port	. 8 bits (Pull-up resistors m	ay be supplemented *1)			
Output port	. 8 bits (It is possible to swi	tch the 2 bits to special output *2)			
I/O port	. 12 bits (It is possible to swit	ch the 4 bits to serial input/output *2)			
Serial interface	. 1 port (8-bit clock synchron	nous system)			
LCD driver	. 60 segments \times 4, 3 or 2 commo	ns (*2) 1/3 or 1/2 bias drive (*1)			
Time base counter	. 2 systems (Clock timer, stopwa	atch timer)			
Programmable timer	Built-in, 2 inputs \times 8 bits, with	event counter function			
Watchdog timer	. Built-in				
Gate array	Number of terminals: 28 bits	gates S Iterface			
Melody generator	Maximum 16 melodies Melody ROM capacity: 495 w (words can be optio Address control ROM: 80 wo	ords nally arranged for each melody) rds nally arranged for each melody)			
Supply voltage detection (SVD) circuit		•			
External interrupt	• •	2 systems			
Internal interrupt		4 systems 2 systems			
		- J - · - · -			

Power supply voltage 0.9 V to 3.6 V				
Operating temperature range20°C to 70°C				
Current consumption (Typ.) Single clock:				
During HALT (32 kHz)				
1.5 V (normal mode, LCD power OFF) 1.2 μA				
1.5 V (normal mode, LCD power ON) 2.0 µA				
3.0 V (halver mode, LCD power ON) 1				
During operation (32 kHz)				
1.5 V (normal mode, LCD power ON) 6.0 μ				
3.0 V (halver mode, LCD power ON)	$3.5 \mu A$			
Twin clock:				
During operation (400 kHz)				
$3.0 \text{ V (normal mode, LCD power ON)}$ 85 μA				
Package QFP8-160pin (plastic) or chip				

*1: Can be selected with mask option *2: Can be selected with software

1.2 Block Diagram





Fig. 1.2.1 Block diagram

1.3 Pin Layout Diagram

QFP8-160pin



No.	Name	No.	Name	No.	Name	No.	Name
1	K10	41	P03	81	R01	121	N.C.
2	N.C.	42	P02	82	R02	122	N.C.
3	K03	43	P01	83	R03	123	N.C.
4	K02	44	P00	84	R10	124	SEG29
5	K01	45	COM13	85	R11	125	SEG28
6	K00	46	COM12	86	R12	126	SEG27
7	N.C.	47	COM11	87	R13	127	SEG26
8	N.C.	48	COM10	88	SC1	128	SEG25
9	N.C.	49	SEG30	89	SC2	129	SEG24
10	N.C.	50	SEG31	90	SC3	130	SEG23
11	N.C.	51	SEG32	91	SC4	131	SEG22
12	CA	52	SEG33	92	SC5	132	SEG21
13	CB	53	SEG34	93	SC6	133	SEG20
14	CC	54	SEG35	94	SC7	134	SEG19
15	CD	55	SEG36	95	SC8	135	SEG18
16	Vc3	56	SEG37	96	SC9	136	SEG17
17	Vc2	57	SEG38	97	SC10	137	SEG16
18	Vc1	58	SEG39	98	SC11	138	SEG15
19	V_{D2}	59	SEG40	99	SC12	139	SEG14
20	Vss	60	SEG41	100	SC13	140	SEG13
21	OSC1	61	SEG42	101	SC14	141	SEG12
22	OSC2	62	SEG43	102	SC15	142	SEG11
23	V_{D1}	63	SEG44	103	SC16	143	SEG10
24	OSC3	64	SEG45	104	SC17	144	SEG9
25	OSC4	65	SEG46	105	SC18	145	SEG8
26	V_{DD}	66	SEG47	106	SC19	146	SEG7
27	RESET	67	SEG48	107	SC20	147	SEG6
28	TEST2	68	SEG49	108	SC21	148	SEG5
29	TEST1	69	SEG50	109	SC22	149	SEG4
30	MOUT	70	SEG51	110	SC23	150	SEG3
31	P23	71	SEG52	111	SC24	151	SEG2
32	P22	72	SEG53	112	SC25	152	SEG1
33	P21	73	SEG54	113	SC26	153	SEG0
34	P20	74	SEG55	114	SC27	154	COM03
35	P13	75	SEG56	115	SC28	155	COM02
36	P12	76	SEG57	116	N.C.	156	COM01
37	P11	77	SEG58	117	N.C.	157	COM00
38	P10	78	SEG59	118	N.C.	158	K13
39	N.C.	79	N.C.	119	N.C.	159	K12
40	N.C.	80	R00	120	N.C.	160	K11
					N	$C \cdot N_0$	Connection

N.C.: No Connection

Fig. 1.3.1 Pin layout diagram

1.4 Signal Description

Table 1.4.1 Signal description

Signal name	Pin No.	In/Out	Function
V _{DD}	26	_	Power (+) supply
Vss	20	_	Power (–) supply
V _{D1}	23	_	Oscillation/internal logic system regulated voltage output
V _{D2}	19	_	Supply voltage doubler/halver output
VC1-VC3	18–16	-	LCD system power supply 1/3 or 1/2 bias (selected by mask option)
CA, CB	12, 13	-	LCD system boosting/reducing capacitor connecting
CC, CD	14, 15	-	Supply voltage doubling/halving capacitor connecting
OSC1	21	I	Crystal oscillation input
OSC2	22	О	Crystal oscillation output
OSC3	24	I	CR oscillation input
OSC4	25	О	CR oscillation output
K00-K03	6–3	I	Input port
K10-K13	1, 160–158	I	Input port
P00-P03	44–41	I/O	I/O port
P10-P13	38–35	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20-P23	34–31	I/O	I/O port
R00	80	О	Output port
R01	81	О	Output port
R02	82	О	Output port (switching to TOUT output is possible by software)
R03	83	О	Output port (switching to FOUT output is possible by software)
R10-R13	84–87	О	Output port
COM00-COM03	157–154	О	LCD common output (1/4, 1/3, 1/2 duty can be selected by software)
COM10-COM13	48–45		
SEG0-SEG59	153–124, 49–78	О	LCD segment output
MOUT	30	О	Melody output
SC1–SC28	88–115	I, O, I/O	G/A input/output
RESET	27	I	Initial reset input
TEST1	29	I	Testing input
TEST2	28	I	Testing input

1.5 Mask Option

Mask options shown below are provided for the E0C63B07. Several hardware specifications are prepared in each mask option, and one of them can be selected according to the application. The function option generator FOG63B07 and the segment option generator SOG63B07, that have been prepared as the development software tool of E0C63B07, are used for this selection. Mask pattern of the IC is finally generated based on the data created by the FOG63B07 and the SOG63B07. Refer to the "E0C63B07 Development Tool Manual" for the FOG63B07 and the SOG63B07.

<Functions selectable with E0C63B07 mask options>

(1) External reset by simultaneous LOW input to the input port (K00-K03)

This function resets the IC when several keys are pressed simultaneously. The mask option is used to select whether this function is used or not. Further when the function is used, a combination of the input ports (K00–K03), which are connected to the keys to be pressed simultaneously, can be selected. Refer to Section 2.2.2, "Simultaneous low input to terminals K00–K03", for details.

(2) Time authorize circuit for the simultaneous LOW input reset function

When using the external reset function (shown in 1 above), using the time authorize circuit or not can be selected by the mask option. The reset function works only when the input time of simultaneous LOW is more than the rule time if the time authorize circuit is being used.

Refer to Section 2.2.2, "Simultaneous low input to terminals K00–K03", for details.

(3) Input port pull-up resistor

The mask option is used to select whether the pull-up resistor is supplemented to the input ports or not. It is possible to select for each bit of the input ports.

Refer to Section 4.5.3, "Mask option", for details.

(4) Output specification of the output port

Either complementary output or N-channel open drain output can be selected as the output specification for the output ports. The selection is done in 1-bit units or 4-bit units depending on the output port.

1-bit unit: R00, R01, R02, R03

4-bit unit: R10-R13

Refer to Section 4.6.2, "Mask option", for details.

(5) Output specification / pull-up resistor of the I/O ports

Either complementary output or N-channel open drain output can be selected as the output specification when the I/O port is in the output mode. Further, whether or not the pull-up resistors working in the input mode are supplemented can be selected. The selection is done in 1-bit units or 4-bit units depending on the I/O port.

1-bit unit: P20, P21, P22, P23 4-bit unit: P00–P03, P10–P13

Refer to Section 4.7.2, "Mask option", for details.

(6) LCD drive bias

The LCD drive method can be selected from a 1/3 bias drive or a 1/2 bias drive.

Refer to Section 4.8.4, "Mask option", for details.

(7) LCD segment specification

The display memory can be allocated to the optional SEG terminal. It is also possible to set the optional SEG terminal for DC output.

Refer to Section 4.8.4, "Mask option", for details.

(8) Synchronous clock polarity in the serial interface

The polarity of the synchronous clock \overline{SCLK} and the \overline{SRDY} signal in slave mode of the serial interface is selected by the mask option. Either positive polarity or negative polarity can be selected. Refer to Section 4.12.2, "Mask option", for details.

(9) Melody generator

The following three mask options are provided for the melody generator.

1. Change of melody during play

Whether change of melody during play is made possible or not can be selected.

2. Polarity of the play output signal

The polarity of the play output signal output from the MOUT terminal can be selected. Either positive polarity or negative polarity should be selected according to the transistor connected outside.

3. Reference frequency

The frequency that is used as the reference for the scale can be selected. Either 38.4 kHz (D4=300Hz) or 32.768 kHz (A4=440Hz) should be selected. Selectable scale range is D4 to D7# when 38.4 kHz is selected, and is C4 to G6 when 32.768 kHz is selected.

Refer to Section 4.13.2, "Mask option", for details.

(10)OSC1 oscillation frequency

The oscillation frequency of the OSC1 oscillation circuit (crystal oscillation circuit) can be selected from 32.768 kHz, 76.8 kHz and 153.6 kHz (Typ.). Select one according to the crystal oscillator to be used.

Refer to Section 4.4.2, "OSC1 oscillation circuit", for details.

CHAPTER 2 POWER SUPPLY AND INITIAL RESET

2.1 Power Supply

The E0C63B07 operating power voltage is as follows:

0.9 V to 3.6 V

Note: When a voltage within 0.9 V to 1.25 V is used as the operating power voltage, software control is necessary (see Section 4.2).

The E0C63B07 operates by applying a single power supply within the above range between VDD and Vss. The E0C63B07 itself generates the voltage necessary for all the internal circuits by the built-in power supply circuits shown in Table 2.1.1.

Circuit	Power supply circuit	Output voltage
Oscillation and internal circuits	Oscillation system voltage regulator	VD1
LCD driver	LCD system voltage circuit	Vc1-Vc3
Oscillation sysrem voltage regulator	Supply voltage doubler/halver	V _{D2}
and LCD system voltage circuit		

Note: • Do not drive external loads with the output voltage from the internal power supply circuits.

• See Chapter 7, "Electrical Characteristics", for voltage values and drive capability.




Fig. 2.1.1 Configuration of power supply

2.1.1 Voltage <VD1> for oscillation circuit and internal circuits

VD1 is a voltage for the oscillation circuit and the internal logic circuits, and is generated by the oscillation system voltage regulator for stabilizing the oscillation.

The E0C63B07 is designed with twin clock specification; it has two types of oscillation circuits OSC1 and OSC3 built-in. Use OSC1 clock for normal operation, and switch it to OSC3 by the software when high-speed operation is necessary. When switching the clock, the operating voltage VD1 must be switched by the software to stabilize the operation of the oscillation circuit and internal circuits.

The oscillation system voltage regulator can output the following two types of VD1 voltage. It should be set at the value according to the oscillation circuit and oscillation frequency by the software.

1. Single clock operation (OSC1): VD1 = 1.2 V

2. Twin clock operation (OSC3, Max. 400 kHz): VD1 = 1.45 V

Refer to Section 4.4, "Oscillation Circuit", for the VD1 switching procedure.

To generate the voltage above, a larger voltage (Single clock operation: 1.25 V or more, Twin clock operation: 2.2 V or more) is needed for the oscillation system voltage regulator. Thus the oscillation system voltage regulator can be driven by the voltage VD2 that is boosted to double the power supply voltage (details are explained later). Either the VDD or VD2 can be set by the software to drive the oscillation system voltage regulator.

2.1.2 Voltage <VC1-VC3> for LCD driving

VC1 to VC3 are the voltages for LCD drive, and are generated by the LCD system voltage circuit to stabilize the display quality.

The LCD system voltage circuit generates VC1 with the voltage regulator built-in, and generates two other voltages by boosting the voltage of VC1 (VC2 = 2•VC1, VC3 = 3•VC1). When 1/2 bias is selected by mask option, VC2 becomes the same level with VC1. (VC2 = VC1, VC3 = 2•VC1).

1.25 V or more voltage is needed to generate the voltage VC1, therefore, the LCD system voltage circuit can also be driven with the VD2 voltage boosted from the power supply voltage same as the oscillation system voltage regulator. This selection can be done separately from the oscillation system voltage regulator.

Refer to Chapter 7, "Electrical Characteristics", for voltage values of VC1 to VC3.

The voltage regurator in the LCD system voltage circuit can be disabled by setting the mask option. In this case, external elements can be minimized because one or two external capacitors for VC1 to VC3 are not necessary. However when the LCD system voltage regurator is not used, the display quality of the LCD panel, when the supply voltage fluctuates (drops), is inferior to when the LCD system voltage regurator is used.


Figure 2.1.2.1 shows the external elements when the the LCD system voltage regurator is not used.

<4.5 V LCD panel> 1/4, 1/3, 1/2 duty, 1/3 bias Vdd 1.5V VC1 Vc2 Vсз CA CB Vss Note: Vc1 is shorted to VDD inside the IC.


1/4, 1/3, 1/2 duty, 1/3 bias VDD 3.0V VC1 VC2 Vc₃ CA CB Vss

Note: Vc2 is shorted to VDD inside the IC.

<3.0 V LCD panel>



Note: Vc3 is shorted to VDD inside the IC.



Note: Vc1 is shorted to VDD inside the IC.




Fig. 2.1.2.1 External elements when LCD system voltage regurator is not used

LCD system power supply

For the LCD system power supply, either "internal" power (to generate internally) or "external" power (to supply from outside of the IC) can be selected. When "external" power is selected, the specified LCD drive voltage terminal (VC1, VC2 or VC3) is connected to the VDD inside the IC according to the selected mask option.

•	1	13	hiae	

Internal	External		
Vc1	Vc1 = VDD	Vc2 = Vdd	Vc3 = Vdd
3.0 V LCD	4.5 V LCD	4.5 V LCD	3.0 V LCD

• 1/2 bias

Internal			
Vc1	Vc1 = Vdd	Vc2 = Vdd	Vc3 = Vdd
×	3.0 V LCD	×	3.0 V LCD

Combinations that are marked with an "x" cannot be selected.

2.1.3 Voltage doubler/halver and operating mode

The power supply circuit has the voltage doubler/halver built-in to generate the above mentioned voltages for the oscillation circuit/internal circuits and LCD driving even if the supply voltage is less than those setting voltages, or to reduce current consumption when the power supply voltage has some redundancy. The voltage doubler/halver doubles or halves the voltage supplied from outside, and generates the VD2 voltage for the internal power supply circuits (oscillation system voltage regulator and LCD system voltage circuit).

There are the following three operating modes depending on the status of the voltage doubler/halver, and switching between them is done by the software. Further the mode setting can be done for the oscillation system voltage regulator and the LCD system voltage circuit, independently.

(1) Doubler mode

The E0C63B07 operates with 0.9–3.6 V supply voltage. However, a minimum 1.25 V supply voltage during single clock operation (OSC1) or a minimum 2.2 V during twin clock operation (OSC3, Max. 400 kHz) is needed for the oscillation system voltage regulator. Therefore, when operating with the following supply voltage (VDD), perform a doubling using the voltage doubler/halver and drive the oscillation system regulated voltage circuit with the VD2.

- During single clock operation (OSC1):
- VDD = 0.9-1.25 V (VD2 = 1.8-2.5 V, with doubling)
- During twin clock operation (OSC3, Max. 400 kHz): VDD = 0.9–2.2 V (VD2 = 1.8–4.4 V, with doubling)

Operating mode at this time is the doubler mode.

A minimum 1.25 V supply voltage is necessary for the LCD system voltage circuit same as above. Therefore, when operating with 0.9–1.25 V supply voltage VDD, perform a doubling using the voltage doubler/halver and drive the LCD system voltage circuit with VD2. Since this control can independently be done from the oscillation system voltage regulator, when the supply voltage VDD is more than 1.25 V, it is not necessary to operate the LCD system voltage circuit with the doubler mode even if the oscillation system voltage regulator is operated with the doubler mode for OSC3 (Max. 400 kHz).

When the supply voltage is more than needed for operation, do not set in this mode because doubling voltage increases current consumption.

Note: Set the doubler mode when a supply voltage drop is detected by the SVD circuit, such as during heavy load operation (driving melody or lamp) or by battery deletion. (*)

(2) Normal mode

In this mode, the internal power circuit directly operates by the power supply voltage VDD within the range of 1.25–3.6 V (2.2–3.6 V when the OSC3 clock is used) without the voltage doubler/halver. At initial reset, this mode is set.

(3) Halver mode

The halver mode can be set when a 2.6–3.6 V power supply voltage is used to operate. This mode halves the power supply voltage using the voltage halver, and operates the internal power circuit using its output voltage VD2. Therefore, current consumption can be reduced to about half of the normal mode.

Note: The OSC3 oscillation circuit cannot be used in the halver mode. Turning the OSC3 oscillation circuit ON in this mode may cause malfunction.

Power supply	Operating	Power supply voltage VDD (V)							
circuit	condition	0.9–1.25	1.25-2.2	2.2-2.6	2.6-3.6				
Oscillation system	OSC1	Doubler mode	Normal	mode * Halver or Normal mode					
voltage regulator	OSC3, 400 kHz	Double	er mode	Normal mode					
LCD system voltag	e circuit	Doubler mode	Normal	mode *	Halver or Normal mode				

Table 2.1.3.1 Correspondence between power supply voltage and operating mode

Refer to Section 4.2, "Setting of Power Supply and Operating Mode", for setting procedure of the operating mode.

^{*} See above Note.

2.2 Initial Reset

To initialize the E0C63B07 circuits, initial reset must be executed. There are three ways of doing this.

- (1) External initial reset by the RESET terminal
- (2) External initial reset by simultaneous low input to terminals K00-K03 (mask option setting)
- (3) Initial reset by the oscillation detection circuit

Be sure to use reset functions (1) or (2) at power-on and be sure to initialize securely. In normal operation, the internal circuits may be initialized by any of the above three types.

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Reset terminal (RESET)

The initial resetting can be done by externally setting the $\overline{\text{RESET}}$ terminal to a low level. However, be sure to observe the following precautions, because the reset signal passes through the noise reject circuit. When the $\overline{\text{RESET}}$ terminal is used for initial resetting during operation, a pulse (low level) of 0.4 msec or less is considered to be noise by the noise reject circuit. Maintain a low level of 1.5 msec to securely perform the initial reset. However, it is necessary that the prescaler set properly according to the OSC1 oscillation frequency. If it is not set properly, the times change as shown in Table 2.2.1.1. When the $\overline{\text{RESET}}$ terminal goes high, the CPU starts operating.

and 2.2.1.1 Intuition reservation with depending on presenter setting									
Prescaler setting	OSC1 oscillation	Noise reject	Minimum reset						
Frescaler setting	frequency	Noise reject	pulse width						
32.768 kHz	32.768 kHz	0.4 msec	1.5 msec						
	76.8 kHz	0.2 msec	0.8 msec						
	153.6 kHz	0.1 msec	0.4 msec						
76.8 kHz	32.768 kHz	0.2 msec	0.8 msec						
	76.8 kHz	0.4 msec	1.5 msec						
	153.6 kHz	0.9 msec	3.0 msec						
153.6 kHz	32.768 kHz	1.9 msec	6.0 msec						
(default)	76.8 kHz	0.9 msec	3.0 msec						
	153.6 kHz	0.4 msec	1.5 msec						

Table 2.2.1.1 Minimum reset pulse width depending on prescaler setting

Refer to Section 4.4, "Oscillation Circuit", for setting of the prescaler.

Since the noise reject circuit does not operate when oscillation is stopped, the noise reject circuit is bypassed until oscillation starts. Therefore, it is necessary to maintain the reset input at a low level until stabilizing oscillation after turning power on. To reset securely at power-on, maintain a low level for at least the following time after oscillation is stabilized.

When the OSC1 oscillation frequency is 32.768 kHz: 6.0 msec When the OSC1 oscillation frequency is 76.8 kHz: 3.0 msec When the OSC1 oscillation frequency is 153.6 kHz: 1.5 msec

2.2.2 Simultaneous low input to terminals K00-K03

Another way of executing initial reset externally is to input a low signal simultaneously to the input ports (K00–K03) selected with the mask option.

Since this initial reset also passes through the same noise reject circuit as the reset terminal, maintain the specified input port terminal at low level for 1.5 msec (when the prescaler is set properly) or more during operation. When the power is turned ON, maintain the specified input port terminal at low level until oscillation is stabilized the same as the reset terminal.

Table 2.2.2.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.

1	Not use
2	K00*K01*K02*K03
3	K00*K01*K02
4	K00*K01

Table 2.2.2.1 Combinations of input ports

When, for instance, mask option 2 (K00*K01*K02*K03) is selected, initial reset is executed when the signals input to the four ports K00–K03 are all low at the same time. When 3 or 4 is selected, the initial reset is done when a key entry including a combination of selected input ports is made.

Further, the time authorize circuit can be selected with the mask option. The time authorize circuit checks the input time of the simultaneous low input and performs initial reset if that time is the defined time (1 to 2 sec) or more.

If using this function, make sure that the specified ports do not go low at the same time during ordinary operation.

2.2.3 Oscillation detection circuit

The oscillation detection circuit outputs the initial reset signal at power-on until the OSC1 oscillation circuit starts oscillating, or when the OSC1 oscillation circuit stops oscillating for some reason. However, for the initial reset at power-on, use a simultaneous low input of the input ports (K00–K03) or reset terminal, but do not execute it by this function alone.

2.2.4 Internal register at initial resetting

Initial reset initializes the CPU as shown in Table 2.2.4.1.

The registers and flags which are not initialized by initial reset should be initialized in the program if necessary.

In particular, the stack pointers SP1 and SP2 must be set as a pair because all the interrupts including NMI are masked after initial reset until both the SP1 and SP2 stack pointers are set with software.

When data is written to the EXT register, the E flag is set and the following instruction will be executed in the extended addressing mode. If an instruction which does not permit extended operation is used as the following instruction, the operation is not guaranteed. Therefore, do not write data to the EXT register for initialization only.

Refer to the "E0C63000 Core CPU Manual" for extended addressing and usable instructions.

Table 2.2.4.1 Initial values

CPU core									
Name	Symbol	Number of bits	Setting value						
Data register A	A	4	Undefined						
Data register B	В	4	Undefined						
Extension register EXT	EXT	8	Undefined						
Index register X	X	16	Undefined						
Index register Y	Y	16	Undefined						
Program counter	PC	16	0110H						
Stack pointer SP1	SP1	8	Undefined						
Stack pointer SP2	SP2	8	Undefined						
Zero flag	Z	1	Undefined						
Carry flag	C	1	Undefined						
Interrupt flag	I	1	0						
Extension flag	Е	1	0						
Queue register	Q	16	Undefined						

Peripheral circuits									
Name Number of bits Setting value									
RAM	4	Undefined							
Display memory	4	Undefined							
Other pheripheral circuits	_	*							

^{*} See Section 4.1, "Memory Map".

2.2.5 Terminal settings at initial resetting

The output port (R) terminals and I/O port (P) terminals are shared with special output terminals and input/output terminals of the serial interface. These functions are selected by the software. At initial reset, these terminals are set to the general purpose output port terminals and I/O port terminals. Set them according to the system in the initial routine. In addition, take care of the initial status of output terminals when designing a system.

Table 2.2.5.1 shows the list of the shared terminal settings.

Terminal Terminal status Special output Serial I/F Slave TOUT **FOUT** Master name at initial reset R00 R00 (High output) R01 R01 (High output) R02 (High output) TOUT R02 R03 R03 (High output) **FOUT** R10-R13 R10-R13 (High output) P00-P03 P00-P03 (Input & Pull-up *) P10 P10 (Input & Pull-up *) SIN(I) SIN(I) SOUT(O) SOUT(O) P11 P11 (Input & Pull-up *) P12 (Input & Pull-up *) SCLK(O) SCLK(I) P12 SRDY(O) P13 P13 (Input & Pull-up *) P20-P23 P20-P23 (Input & Pull-up *)

Table 2.2.5.1 List of shared terminal settings

For setting procedure of the functions, see explanations for each of the peripheral circuits.

2.3 Test Terminal ($\overline{TEST1}$, $\overline{TEST2}$)

These are the terminals used for the factory inspection of the IC. During normal operation, connect the TEST1 and TEST2 terminals to VDD.

^{*} When "with pull-up" is selected by mask option (high impedance when "gate direct" is selected)

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The E0C63B07 has a 4-bit core CPU E0C63000 built-in as its CPU part. Refer to the "E0C63000 Core CPU Manual" for the E0C63000.

Note: The SLP instruction cannot be used because the SLEEP operation is not assumed in the E0C63B07.

3.2 Code ROM

The built-in code ROM is a mask ROM for loading programs, and has a capacity of $8,192 \text{ steps} \times 13 \text{ bits}$. The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program area of the E0C63B07 is step 0000H to step 1FFFH. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0102H–010EH, respectively.




Fig. 3.2.1 Configuration of code ROM

3.3 RAM

The RAM is a data memory for storing various kinds of data, and has a capacity of 1,024 words \times 4 bits. The RAM area is assigned to addresses 0000H to 03FFH on the data memory map. Addresses 0100H to 01FFH are 4-bit/16-bit data accessible areas and in other areas it is only possible to access 4-bit data. When programming, keep the following points in mind.

- (1) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (2) The E0C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).
 - 16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the E0C63B07 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

(3) Subroutine calls use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1). Interrupts use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1) and 1 word (for F register evacuation) in the stack area for 4-bit data.




Fig. 3.3.1 Configuration of data RAM

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

The peripheral circuits of E0C63B07 (timer, melody, G/A, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.

4.1 Memory Map

The E0C63B07 data memory consists of 1,024-word RAM, 60-word display memory, 66-word peripheral I/O memory and 64-word G/A (custom block) I/O memory area. Figure 4.1.1 shows the overall memory map of the E0C63B07, and Tables 4.1.1(a)–(e) the peripheral circuits' (I/O space) memory maps.




Fig. 4.1.1 Memory map

Note: Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Tables 4.1.1 (a)—(e) for the peripheral I/O area.

Table 4.1.1 (a) I/O memory map (FF00H–FF26H)

Address D.3			Rea	ister								
CKCHC OSCC O OSCC O ON OF OSC3 oscillation On OF Unused	Address	D3			D0	Name	Init *1	1	0	Comment		
FFOHH		CLYCUC	0000	٥	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch		
FF02H	EEOOL	CLKCHG	USCC	U	VDC	OSCC		On	Off	OSC3 oscillation On/Off		
	FFUUH	D/	W	D	D/M/		_ *2					
March Marc		IN/	vv	K	IX/VV					CPU operating voltage switch (1.2 V: OSC1, 1.45 V: OSC3)		
FF02H		VCSFI	VDSFI	HLON	DBON		-			1		
FF0244	FF01H	VOSEE	VDOLL	112011	DBON		-			1		
FF02H		R/W										
FF02H								On	Off			
FF02H		0	0	PRSM1	PRSM0	-						
FF04H SVDS3 SVDS2 SVDS1 SVDS5 SVDS	FF02H					· 1						
FF04H		F	₹	R/	W					[PRSWI1, 0] 0 1 2, 3		
SVDS2 SVDS												
FF04H		SVDS3	SVDS2	SVDS1	SVDS0		-					
FFCH FOR SIK03 SIK02 SIK01 SIK00 SIK03 O SIK03 O SIK03 O O O O O O O O O	FF04H					l 1				• , ,		
FFCH			R/	W			-					
FF06H						0 *3	- *2			<u> </u>		
FF06H FF07H FF07	FFOFII	0	0	SVDDT	SVDON	0 *3	_ *2			Unused		
FF00H	FF05H				DAM	SVDDT	0	Low	Normal	SVD evaluation data		
FF00H			К		R/W	SVDON	0	On	Off	SVD circuit On/Off		
FF06H		EOUTE	0	EOEO1	EOEOO	FOUTE	0	Enable	Disable			
R/W R R/W FOFO0 0 FOFO1	FF06H	TOUTE		10101	10100	· 1						
FF72H	11 0011	R/W	R	R/	W		-					
FF2H			.,							selection fosci=153kHz fosci/256 fosci/32 fosci fos		
FF07H		0	0	WDEN	WDRST	- 1						
FF20H	FF07H					· 1		Enoble	Dioabla			
FF20H		F	₹	R/W	W					I		
FF20H FF20H FF20H										watchdog timer reset (writing)		
FF20H		SIK03	SIK02	SIK01	SIK00		-					
FF21H	FF20H						-			K00–K03 interrupt selection register		
FF21H K03 K02 K01 K00 K02 -*2 High Low K00 K02 -*2 High Low K00 K00 K00			R/	W			0					
FF21H						K03	_ *2	High	Low	7		
FF22H	FFOALL	K03	K02	K01	K00	K02	_ *2	High	Low	V00 V02 input port data		
FF22H KCP03 KCP02 KCP01 KCP00 KCP00 1	FF21H					K01	- *2	High	Low	K00-K03 input port data		
FF22H R/W KCP02 1			ŀ	Κ		K00	_ *2	High	Low			
FF22H		K C DU3	K C DU 3	KCD01	K C DOO			_		7		
FF24H	FF22H	KCI 03	KCI UZ	KCI UI	KCI 00	l I				K00–K03 input comparison register		
FF24H SIK13 SIK12 SIK11 SIK10 SIK13 0 Enable Disable SIK12 0 Enable Disable SIK11 0 Enable Disable SIK10 0 Enable Disable SIK10 0 Enable Disable Disable SIK10 0 Enable Disable Disable SIK10 0 Enable Disable Disable Disable SIK10 0 Enable Disable Disable SIK10 0 Enable Disable Disable Disable SIK10 0 Enable Disable Disable Disable SIK10 0 Enable Disable Disable Disable Disable SIK10 0 Enable Disable Dis			R/	w				_ᡶ				
FF26H SIK13 SIK12 SIK11 SIK10 SIK12 0 Enable Disable Dis								_ +_				
FF24H		SIK13	SIK12	SIK11	SIK10							
FF25H K13 K12 K11 K10 K10 K13 -*2 High Low K11 -*2 High Low K11 -*2 High Low K11 -*2 High Low K10 -*2 High Low Low K10 -*2 High Low K10 -*2 High Low Low K10 -*2 High Low Low K10 -*2 High Low Low Low K10 -*2 High Low Low Low Low K10 -*2 High Low	FF24H					l I	-			K10–K13 interrupt selection register		
FF25H K13 K12 K11 K10 K13 -*2 High Low K11 Low Low K11 -*2 High Low Low K11 -*2 High Low Low K11 -*2 High Low Low K10 -*2 High Low			R/	W								
FF25H												
FF25H R K11		K13	K12	K11	K10			ľ				
FF26H R KCP13 KCP12 KCP11 KCP10 KCP13 1	FF25H					ł I				K10–K13 input port data		
FF26H			F	?				ľ				
FF26H KCP12 KCP11 KCP10 KCP12 1 KCP11 1 KCP11 1 KCP11 1 KCP11 KCP12 KCP11 KCP12 KCP13 KCP12 KCP13 KCP12 KCP13 KCP13								Ť				
KCP11 1 KIO-KI3 input comparison register	FEGGL	KCP13	KCP12	KCP11	KCP10				<u> </u>			
	FF26H			NA/		KCP11	1		f	K10-K13 input comparison register		
			R/	VV		KCP10	_1	L-JL	Lf			

Remarks

^{*1} Initial value at initial reset

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

Table 4.1.1 (b) I/O memory map (FF30H–FF4AH)

		Pon	ister						p (11 30H=11 42H1)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)
	R03HIZ	R02HIZ	R01HIZ	R00HIZ					FOUT output high impedance control (FOUTE=1)
FF30H					R02HIZ	0	High-Z	Output	R02 output high impedance control (PTOUT=0)
		_			DOLLIIZ		11: 7	0.44	TOUT output high impedance control (PTOUT=1)
		R	W		R01HIZ R00HIZ	0	High-Z High-Z	Output Output	R01 output high impedance control R00 output high impedance control
			1		R00HIZ	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used
	R03	R02	R01	R00	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used
FF31H		_			R01	1	High	Low	R01 output port data
		R/	W		R00	1	High	Low	R00 output port data
	0	0	0	R1HIZ	0 *3	- *2			Unused
FF32H				KIIIL	0 *3	- *2			Unused
		R		R/W	0 *3 R1HIZ	- *2 0	High-Z	Output	Unused R1 output high impedance central
					R13	1	High	Low	R1 output high impedance control
	R13	R12	R11	R10	R12	1	High	Low	
FF33H		_		I	R11	1	High	Low	R10–R13 output port data
		R	W		R10	1	High	Low	
	IOC03	IOC02	IOC01	IOC00	IOC03	0	Output	Input	
FF40H	10003	10002	10001	10000	IOC02	0	Output	Input	P00–P03 I/O control register
		R	W		IOC01	0	Output	Input	
		- 			IOC00 PUL03	0 1	Output On	Input Off	<u> </u>
	PUL03	PUL02	PUL01	PUL00	PUL03	1	On	Off	
FF41H		<u> </u>			PUL01	1	On	Off	P00–P03 pull-up control register
		R	W		PUL00	1	On	Off	
	P03	P02	P01	P00	P03	_ *2	High	Low	7
FF42H	P03	P02	PUI	P00	P02	- *2	High	Low	P00-P03 I/O port data
11.72		R	w		P01	_ *2	High	Low	The same of the sa
		1	ı	ı	P00	- *2 0	High	Low	D12 1/O
					IOC13	0	Output	Input	P13 I/O control register functions as a general-purpose register when SIF (slave) is selected
	IOC13	IOC12	IOC11	IOC10	IOC12	0	Output	Input	P12 I/O control register (EISF=0)
									functions as a general-purpose register when SIF is selected
FF44H					IOC11	0	Output	Input	P11 I/O control register (EISF=0)
		D	W						functions as a general-purpose register when SIF is selected
		IV.	VV		IOC10	0	Output	Input	P10 I/O control register (EISF=0)
		1		ı	PUL13	1	On	Off	functions as a general-purpose register when SIF is selected
					PULIS	'	OII	Oii	P13 pull-up control register functions as a general-purpose register when SIF (slave) is selected
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (EISF=0)
									functions as a general-purpose register when SIF (master) is selected
FF45H									SCLK (I) pull-up control register when SIF (slave) is selected
					PUL11	1	On	Off	P11 pull-up control register (EISF=0)
		R	W			_			functions as a general-purpose register when SIF is selected
					PUL10	1	On	Off	P10 pull-up control register (EISF=0)
					P13	_ *2	High	Low	SIN pull-up control register when SIF is selected P13 I/O port data
					' '3		19.1	LOW	functions as a general-purpose register when SIF (slave) is selected
	P13	P12	P11	P10	P12	_ *2	High	Low	P12 I/O port data (EISF=0)
EEVEL							-		functions as a general-purpose register when SIF is selected
FF46H					P11	- *2	High	Low	P11 I/O port data (EISF=0)
		D	W		_				functions as a general-purpose register when SIF is selected
		IV.			P10	- *2	High	Low	P10 I/O port data (EISF=0)
					IOC23	0	Output	Input	functions as a general-purpose register when SIF is selected
	IOC23	IOC22	IOC21	IOC20	10C23	0	Output	Input	
FF48H		<u> </u>		<u> </u>	IOC22	0	Output	Input	P20–P23 I/O control register
		R	W		IOC20	0	Output	Input	
	DITION	PUL22	PUL21	PUL20	PUL23	1	On	Off	
FF49H	PUL23	FUL22	FULZ1	FUL20	PUL22	1	On	Off	P20–P23 pull-up control register
,		R	W		PUL21	1	On	Off	1
		1			PUL20	1 _ *2	On	Off	<u></u>
	P23	P22	P21	P20	P23 P22	- *2 - *2	High High	Low Low	
FF4AH		l	I	l	P21	- *2	High	Low	P20–P23 I/O port data
		R	W		P20	_ *2	High	Low	
					ı		J.,		

Table 4.1.1 (c) I/O memory map (FF60H–FF7AH)

		Pog	iotor		1	. ,	- mem		,		
Address	D3	D2	ister D1	D0	Name	Init *1	1	0	Comment		
	I DUTV1	LDUTY0	VCCUG	LPWR	LDUTY1	0			LCD drive duty [LDUTY1, 0] 0 1 2, 3 switch Duty 1/4 1/3 1/2		
FF60H	LDOTTI	LDUTTU	VCCIIG	LFWK	LDUTY0	0					
		R/	W		VCCHG	0		0"	General-purpose register (reserved register)		
					LPWR 0 *3	0 _ *2	On	Off	LCD power On/Off Unused		
	0	ALOFF	ALON	STCD	ALOFF	1	All Off	Normal	LCD all OFF control		
FF61H					ALON	0	All On	Normal	LCD all ON control		
	R		R/W		STCD	0	Static	Dynamic	Common output signal control		
	0	0	MPLY	МТ	0 *3	- *2			Unused		
FF68H			1011 E1	IVII	0 *3	_ *2			Unused		
		R		R/W	MPLY MT	0	Play	Stop	Melody playing status Melody output control		
					0 *3	_ *2			Unused		
	0	0	PM1	PM0	0 *3	_ *2			[PM1, 0] 0 1		
FF69H	<u> </u>				PM1	0			Play mode Play mode Level hold MT control Play mode [PM1, 0] 2 3		
	'	₹	R/	W	PM0	0			selection Play mode One-shot A One-shot C		
	0	0	CKS1	CKS0	0 *3	_ *2			Unused		
FF6AH	_		0.101	0.000	0 *3	- *2 0			Unused		
	1	?	R/	W	CKS1 CKS0	0			Reference signal source selection Signal source 32 kHz 76 kHz 153 kHz		
					MS3	0			Signal source 52 kHz 70 kHz 155 kHz		
FFORIL	MS3	MS2	MS1	MS0	MS2	0					
FF6BH		D	w		MS1	0			Melody selection (maximum 16 melodies)		
		Κ/	VV		MS0	0					
	0	0	SCTRG	ESIF	0 *3	- *2 - *2			Unused		
FF70H		U U	JUINO	LJII	0 *3 SCTRG	0	Trigger	Invalid	Unused Serial I/F clock trigger (writing)		
117011	١,	,		W	30110		Run	Stop	Serial I/F clock status (reading)		
	'	3	K/	VV	ESIF	0	SIF	1/0	Serial I/F enable (P1 port function selection)		
					SDP	0	MSB first	LSB first	Serial I/F data input/output permutation		
	SDP	SCPS	SCS1	SCS0	SCPS	0	_	_	Serial I/F clock phase selection		
FF71H							 		-Negative polarity (mask option) -Positive polarity (mask option) [SCS1, 0] 0 1		
		R/W			SCS1	0	_	\ <u>*</u> _	Clock Slave PI		
		IV/	VV		SCS0	0			Serial I/F [SCS1, 0] 2 3 Clock mode selection Clock OSC1/2 OSC1		
	CD3	CD2	CD1	CDO	SD3	- *2	High	Low	¬ MSB		
FF72H	SD3	SD2	SD1	SD0	SD2	_ *2	High	Low			
1117211		R/	W		SD1	_ *2	High	Low			
					SD0 SD7	- *2 - *2	High High	Low	_ LSB ¬ MSB		
	SD7	SD6	SD5	SD4	SD6	_ *2	High	Low			
FF73H				I	SD5	- *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)		
		R/	W		SD4	_ *2	High	Low	LSB		
	0	0	TMRST	TMRUN	0 *3	_ *2			Unused		
FF78H			11111101		0 *3	- *2	Do4	لد!! - الم	Unused		
		?	W	R/W	TMRST*3	Reset 0	Reset Run	Invalid Stop	Clock timer reset (writing) Clock timer Run/Stop		
					TM3	0	ixuii	υίθ	Clock timer data (16 Hz)		
FF701:	TM3	TM2	TM1	TM0	TM2	0			Clock timer data (32 Hz)		
FF79H				•	TM1	0			Clock timer data (64 Hz)		
		F	\		TM0	0			Clock timer data (128 Hz)		
	TM7	TM6	TM5	TM4	TM7	0			Clock timer data (1 Hz)		
FF7AH					TM6 TM5	0			Clock timer data (2 Hz) Clock timer data (4 Hz)		
		F	?		TM4	0			Clock timer data (4 Hz) Clock timer data (8 Hz)		
					1.017			L	Cioca amerada (O 112)		

Table 4.1.1 (d) I/O memory map (FF7CH–FFCBH)

Address		Reg	ister						n Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0			
	0	0	SWRST	SWRUN	0 *3	- *2			Unused		
FF7CH					0 *3	_ *2	D		Unused		
	F	3	w	R/W	SWRST*3 SWRUN	Reset 0	Reset Run	Invalid Stop	Stopwatch timer reset (writing)		
					SWD3	0	Ruii	Stup	Stopwatch timer Run/Stop		
	SWD3	SWD2	SWD1	SWD0	SWD2	0			Stopwatch timer data		
FF7DH					SWD1	0			BCD (1/100 sec)		
		F	R		SWD0	0			202 (1/100 see)		
					SWD7	0			7		
	SWD7	SWD6	SWD5	SWD4	SWD6	0			Stopwatch timer data		
FF7EH					SWD5	0			BCD (1/10 sec)		
			R		SWD4	0					
	0	EVCNT	FCSEL	PLPOL	0 *3	- *2			Unused		
FFC0H	U	LVCIVI	TOSEL	FLFOL	EVCNT	0	Event ct.	Timer	Timer 0 counter mode selection		
11 0011	R		R/W		FCSEL	0	With NR	No NR	Timer 0 function selection (for event counter mode)		
	1		10,00		PLPOL	0			Timer 0 pulse polarity selection (for event counter mode)		
	CHSEL	PTOUT	CKSEL1	CKSEL0	CHSEL	0	Timer1	Timer0	TOUT output channel selection		
FFC1H					PTOUT CKSEL1	0	On OSC3	Off OSC1	TOUT output control		
		R/	/W		CKSELI	0	OSC3	OSC1	Prescaler 1 source clock selection Prescaler 0 source clock selection		
					PTPS01	0	0303	0301			
	PTPS01	PTPS00	PTRST0	PTRUN0	PTPS00	0			division ratio Division ratio 1/1 1/4 1/32 1/256		
FFC2H					PTRST0*3	_ *2	Reset	Invalid	Selection Division radio 1/1 1/4 1/32 1/250 Timer 0 reset (reload)		
	R/	W	W	R/W	PTRUN0	0	Run	Stop	Timer 0 Run/Stop		
					PTPS11	0			Prescaler 1		
	PTPS11	PTPS10	PTRST1	PTRUN1	PTPS10	0			division ratio Selection Division ratio 1/1 1/4 1/32 1/256		
FFC3H				D.11	PTRST1*3	_ *2	Reset	Invalid	Timer 1 reset (reload)		
	R/	W	W	R/W	PTRUN1	0	Run	Stop	Timer 1 Run/Stop		
	RLD03	RLD02	RLD01	RLD00	RLD03	0			☐ MSB		
FFC4H	KLDUS	KLDUZ	KLDUI	KLDUU	RLD02	0			Programmable timer 0 reload data (low-order 4 bits)		
110411		R	W		RLD01	0					
			1	1	RLD00	0			LSB		
	RLD07	RLD06	RLD05	RLD04	RLD07 RLD06	0			MSB		
FFC5H					RLD05	0			Programmable timer 0 reload data (high-order 4 bits)		
		R	/W		RLD03	0			LSB		
					RLD13	0			☐ MSB		
	RLD13	RLD12	RLD11	RLD10	RLD12	0					
FFC6H			I		RLD11	0			Programmable timer 1 reload data (low-order 4 bits)		
		R	/W		RLD10	0			LSB		
	DI D17	DI D1/	DI D1F	DI D14	RLD17	0			¬ MSB		
FFC7H	RLD17	RLD16	RLD15	RLD14	RLD16	0			Programmable timer 1 reload data (high-order 4 bits)		
110/8		D	W		RLD15	0					
		I.V		1	RLD14	0			LSB		
	PTD03	PTD02	PTD01	PTD00	PTD03	0			MSB		
FFC8H					PTD02	0			Programmable timer 0 data (low-order 4 bits)		
		ſ	R		PTD01	0			I CD		
					PTD00 PTD07	0			_ LSB ¬ MSB		
	PTD07	PTD06	PTD05	PTD04	PTD07	0					
FFC9H			I	I	PTD05	0			Programmable timer 0 data (high-order 4 bits)		
		F	R		PTD04	0			LSB		
	DT- 1	5			PTD13	0			¬ MSB		
FF0	PTD13	PTD12	PTD11	PTD10	PTD12	0			Decommended times 1 date (1-re-surface 4.1%)		
FFCAH					PTD11	0			Programmable timer 1 data (low-order 4 bits)		
		'	R		PTD10	0			LSB		
	PTD17	PTD16	PTD15	PTD14	PTD17	0			☐ MSB		
FFCBH	ווטו ו	טועו ו	נוטויו	1 1014	PTD16	0			Programmable timer 1 data (high-order 4 bits)		
55,1		ı	R		PTD15	0					
	К				PTD14	0			LSB		

Table 4.1.1 (e) I/O memory map (FFE0H–FFF7H)

Table 4.1.1 (e) 1/O memory map (FFE0H–FFF/H)									
Address	D3	Reg D2	ister D1	D0	Name	Init *1	1	0	Comment
					EISCB3	0	Enable	Mask	Interrupt mask register (Custom block 3)
FFFOLI	EISCB3	EISCB2	EISCB1	EISCB0	EISCB2	0	Enable	Mask	Interrupt mask register (Custom block 2)
FFE0H		R/	\\\		EISCB1	0	Enable	Mask	Interrupt mask register (Custom block 1)
		10/			EISCB0	0	Enable	Mask	Interrupt mask register (Custom block 0)
	0	0	0	EIML	0 *3	_ *2			Unused
FFE1H					0 *3	- *2 - *2			Unused Unused
		R		R/W	EIML	0	Enable	Mask	Interrupt mask register (Melody)
					0 *3	_ *2	Liidbio	maon	Unused
FFFOLI	0	0	EIPT1	EIPT0	0 *3	- *2			Unused
FFE2H			D.	14/	EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
	F	ζ	K/	W	EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0)
	0	0	0	EISIF	0 *3	_ *2			Unused
FFE3H	_		_		0 *3 0 *3	- *2 - *2			Unused
		R		R/W	EISIF	0	Enable	Mask	Unused Interrupt mask register (Serial I/F)
					0 *3	_ *2	Lilabic	Mask	Unused
	0	0	0	EIK0	0 *3	_ *2			Unused
FFE4H		_			0 *3	_ *2			Unused
		R		R/W	EIK0	0	Enable	Mask	Interrupt mask register (K00–K03)
	0	0	0	EIK1	0 *3	_ *2			Unused
FFE5H	U	O		LIIXI	0 *3	- *2			Unused
		R		R/W	0 *3	_ *2	F	Marak	Unused
					EIK1 EIT3	0	Enable Enable	Mask Mask	Interrupt mask register (K10–K13) Interrupt mask register (Clock timer 1 Hz)
	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFE6H					EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
	R/W		N		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)
	0	0	FICW1	EISW10	0 *3	- *2			Unused
FFE7H	U	U	EISW1	EISWIU	0 *3	_ *2			Unused
	R		R/	W	EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
					EISW10 ISCB3	0	Enable (R)	Mask (R)	Interrupt mask register (Stopwatch timer 10 Hz)
	ISCB3	ISCB2	ISCB1	ISCB0	ISCB3	0	Yes	(K) No	Interrupt factor flag (Custom block 3) Interrupt factor flag (Custom block 2)
FFF0H					ISCB1	0	(W)	(W)	Interrupt factor flag (Custom block 1)
		R/	W		ISCB0	0	Reset	Invalid	Interrupt factor flag (Custom block 0)
	0	0		15.41	0 *3	- *2	(R)	(R)	Unused
FFF1H	0	0	0	IML	0 *3	_ *2	Yes	No	Unused
		R		R/W	0 *3	_ *2	(W)	(W)	Unused
		.,			IML 0 *3	0 - *2	Reset	Invalid	Interrupt factor flag (Melody)
	0	0	IPT1	IPT0	0 *3	- *2 - *2	(R) Yes	(R) No	Unused Unused
FFF2H					IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	F	₹	R/	W	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
	0	0	0	ICIT	0 *3	- *2	(R)	(R)	Unused
FFF3H	0	0	0	ISIF	0 *3	_ *2	Yes	No	Unused
		R		R/W	0 *3	- *2	(W)	(W)	Unused
					ISIF 0 *3	0 - *2	Reset	Invalid	Interrupt factor flag (Serial I/F)
	0	0	0	IK0	0 *3 0 *3	- *2 - *2	(R) Yes	(R) No	Unused Unused
FFF4H					0 *3	_ *2	res (W)	<u>NO</u>	Unused
		R		R/W	IK0	0	Reset	Invalid	Interrupt factor flag (K00–K03)
				11/2	0 *3	_ *2	(R)	(R)	Unused
EEEED	0	0	0	IK1	0 *3	- *2	Yes	No	Unused
FFF5H		R		R/W	0 *3	_ *2	(W)	(W)	Unused
		11		IN/ VV	IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)
	IT3	IT2	IT1	IT0	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H	-				IT2 IT1	0	Yes (W)	<u>No</u> (W)	Interrupt factor flag (Clock timer 2 Hz) Interrupt factor flag (Clock timer 8 Hz)
		R/	W		IT0	0	Reset	(vv) Invalid	Interrupt factor flag (Clock timer 8 Hz) Interrupt factor flag (Clock timer 16 Hz)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	ISW1	ISW10	0 *3	- *2	Yes	No	Unused
FFF7H)	D	١٨/	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	ļ .	₹	R/	W	ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

4.2 Setting of Power Supply and Operating Mode

This section explains how to control the operating mode according to the supply voltage. Refer to Section 2.1, "Power Supply" for the configuration of the power supply circuit.

4.2.1 Control of supply voltage doubler/halver

When the voltage value necessary to drive the oscillation system voltage regulator and the LCD system voltage circuit is not provided from the power supply voltage supplied externally, the E0C63B07 drives each of the power supply circuits using the voltage that is doubled with the power supply voltage by the supply voltage doubler/halver. On the other hand, when the power supply voltage has a margin, it drives the power supply circuits using the halved voltage to reduce current consumption. The supply voltage doubler/halver is controlled using the registers DBON and HLON.

For normal operation (when doubling/halves is not done): Set DBON = "0" and HLON = "0"
 To double the power supply voltage: Set DBON = "1" and HLON = "0"
 To halve the power supply voltage: Set DBON = "0" and HLON = "1"

The supply voltage doubler/halver is common to the oscillation system voltage regulator and the LCD system voltage circuit. Therefore when using the doubled or halved voltage for either of these circuits, set the supply voltage doubler/halver accordingly. The doubled/halved voltage is output as VD2 from the supply voltage doubler/halver.

Note: The DBON has priority over the HLON.

The oscillation system voltage regulator and the LCD system voltage circuit can independently select the drive voltage among VDD and VD2. This operation mode is controlled using the register VDSEL for the oscillation system voltage regulator and the register VCSEL for the LCD system voltage circuit. By writing "1" to the register, VD2 is selected as the drive voltage and writing "0" selects VDD. Approximately 100 msec is necessary until the VD2 voltage stables after turning the supply voltage doubler/halver ON by the HLON or DBON. Therefore, the operating mode should be switched as in the following sequence.

Normal mode \rightarrow Halver/doubler mode

- 1. Turn the supply voltage doubler/halver ON (set HLON = "1" or DBON = "1").
- 2. Maintain 100 msec or more.
- 3. Set "1" in the VDSEL (for the oscillation system voltage regulator) or VCSEL (for the LCD system voltage circuit).

$Halver/doubler\ mode \rightarrow Normal\ mode$

- 1. Set "0" in the VDSEL or VCSEL.
- 2. Turn the supply voltage doubler/halver OFF (set HLON = "0" or DBON = "0").

Note: • If the power supply voltage is out of the specified voltage range for an operating mode, do not switch into the operating mode. It may cause malfunction or increase current consumption.

- When operating the E0C63B07 with a 0.9–1.25 V power supply voltage, software control is necessary. Set both the oscillation system voltage regulator and the LCD system voltage circuit into doubler mode. At initial reset the normal mode is set.
- When switching from the doubler/halver mode to the normal mode, use separate instructions to switch the mode (VDSEL = "0" or VCSEL = "0") and turn the voltage doubler/halver OFF (HLON = "0" or DBON = "0"). Simultaneous processing with a single instruction may cause malfunction.

4.2.2 Operating mode for the oscillation system voltage regulator and the internal operating voltage

The oscillation system voltage regulator generates the operating voltage VD1 for the oscillation circuit and internal logic circuits. This VD1 voltage must be switched according to the oscillation circuit to be used. Further the operating mode for the oscillation system voltage regulator must be switched depending on the power supply voltage.

Control of VD1 and the oscillation circuit will be explained in Section 4.4, "Oscillation Circuit". This section explains the operating mode for the oscillation system voltage regulator that must be set before controlling them. The following shows the setting contents according to the power supply voltage and the oscillation circuit.

Power supply	Operating	Operating	Power supply voltage VDD (V)									
circuit	condition	voltage V _{D1}	0.9–1.25	1.25-2.2	2.2–2.6	2.6-3.6						
Oscillation system	OSC1	1.2 V	Doubler mode Normal		mode * Halver or Normal mode							
voltage regulator	OSC3, 400 kHz	1.45 V	Double	er mode	1	Normal mode						

Table 4.2.2.1 Power supply voltage and operating mode

(1) Power supply voltage VDD = 0.9 V to 1.25 V

When the power supply voltage is in this range, the oscillation system voltage regulator can operate only in the doubler mode.

Set the doubler mode with software, and do not change it to another mode during operation.

(2) Power supply voltage VDD = 1.25 V to 2.2 V

When the CPU operates with the OSC1 clock (OSC3 oscillation circuit is OFF), the oscillation system voltage regulator can operate in the normal mode. Be sure not to set in the halver mode.

It is necessary to set the doubler mode when operating the CPU with the OSC3 clock. Set the operating mode as in the following sequence.

When switching the CPU clock from OSC1 to OSC3 (Max. 400 kHz), set the doubler mode before switching VD1 to 1.45 V (VD1 switching is necessary before turning the OSC3 oscillation circuit on. See Section 4.4). Switching the OSC3 clock leaving in the normal mode may cause malfunction. On the other hand, when switching from OSC3 (Max. 400 kHz) to OSC1, after turning the OSC3 oscillation circuit off, return VD1 to 1.2 V then return to the normal mode.

As described above, OSC3 (Max. 400 kHz) clock can be used by setting the doubler mode, but 3.6 V or more is generated by doubling if the supply voltage is 1.8 V or more. It does not cause any problems in operation, but, it is not advisable to reduce current consumption. When OSC3 (Max. 400 kHz) is used, do not use 1.8–2.2 V supply voltage, if possible.

(3) Power supply voltage VDD = 2.2 V to 2.6 V

When the power supply voltage is in this range, the oscillation system voltage regulator can always operate in the normal mode regardless of the oscillation circuit setting (OSC1, OSC3). Be sure not to set to the halver mode or to the doubler mode.

(4) Power supply voltage VDD = 2.6 V to 3.6 V

When the power supply voltage is in this range, the oscillation system voltage regulator can always operate in the normal mode regardless of the oscillation circuit setting. Be sure not to set in the doubler mode.

When the CPU operates with the OSC1 clock (OSC3 oscillation circuit is OFF), the halver mode can be set to reduce current consumption.

The OSC3 oscillation circuit can be used in this voltage range, however, it is limited in the case of the normal mode. Do not turn the OSC3 oscillation circuit ON during operation in the halver mode. When using the OSC3 clock, switch the operating mode to the normal mode first.

^{*} Set the doubler mode when a supply voltage drop is detected by the SVD circuit, such as during a heavy load operation (driving melody or lamp) or by battery deletion.

4.2.3 Operating mode for LCD system voltage circuit

The LCD system voltage circuit generates the voltage VC1, VC2 and VC3 for driving the LCD. The LCD system voltage circuit generates VC1 by the regulator, and boosts it to generate the other 2 voltages. Turning the LCD power supply circuit ON/OFF can be controlled using the register LPWR. The LCD drive voltage is output to the LCD driver only when the circuit is ON (LPWR = "1").

The operating mode should be set according to the power supply voltage for the LCD system voltage circuit set the same as the oscillation system voltage regulator.

The following shows the setting contents according to the power supply voltage.

Table 4.2.3.1 Supply voltage and operating mode

Power supply		Power supply voltage VDD (V)					
circuit	0.9–1.25	1.25-2.2	2.2-2.6	2.6-3.6			
LCD system voltage circuit	Doubler mode	Normal	mode *	Halver or Normal mode			

^{*} Set the doubler mode when a supply voltage drop is detected by the SVD circuit, such as during a heavy load operation (driving melody or lamp) or by battery deletion.

(1) Power supply voltage VDD = 0.9 V to 1.25 V

When the power supply voltage is in this range, the LCD system voltage circuit can operate only in the doubler mode.

Set the doubler mode with software, and do not change it to another mode during operation.

(2) Power supply voltage VDD = 1.25 V to 2.6 V

When the power supply voltage is in this range, the LCD system voltage circuit can operate only in the normal mode.

(3) Power supply voltage VDD = 2.6 V to 3.6 V

When the power supply voltage is in this range, the LCD system voltage circuit can operate in the halver mode. It is possible to operate in the normal mode, but be sure not to set to the doubler mode.

4.2.4 I/O memory of power supply and operating mode

Table 4.2.4.1 shows the I/O addresses and control bits for the power supply and the operation mode.

Table 4.2.4.1 Control bits of power supply and operating mode

۸۵۵۳۵۵۵	Register								Comment	
Address	dress D3 D2 D1 D0 Name Init *1 1 0		Comment							
	VCCEL	CSEL VDSEL HLON DBO		DDON	VCSEL	0	V _{D2}	VDD	Power supply selection for LCD system voltage circuit	
FFOALL	VCSEL			HLON DBON	VDSEL	0	V _{D2}	VDD	Power supply selection for oscillation system voltage regulator	
FF01H	R/W		HLON	0	On	Off	Halver On/Off			
			DBON	0	On	Off	Doubler On/Off			
	I DUTVA	DUTY1 LDUTY0 VCCHG LPWR		LDUTY1	0			LCD drive duty [LDUTY1, 0] 0 1 2, 3		
	LDUIYI	LDUTYU	VCCHG	LPWR	LDUTY0	0			switch	
FF60H	-60H		-			0			General-purpose register (reserved register)	
	R/W			LPWR	0	On	Off	LCD power On/Off		

^{*1} Initial value at initial reset

DBON: Doubler control (ON/OFF) register (FF01H•D0)

Controls doubling ON/OFF for the voltage doubler/halver.

When "1" is written: Doubler ON When "0" is written: Doubler OFF Reading: Valid

When the power supply voltage is in a range of 0.9 to 1.25 V, generate VD2 by doubling the supply voltage to drive the internal power supply circuit. When "1" is written to the DBON register, the voltage doubler/halver generates VD2 by doubling the supply voltage. When "0" is written, doubling is not performed. When the power supply voltage is 1.25 V or more, do not double the voltage. However, this does not apply when the battery voltage falls by heavy load such as driving a melody and turning a lamp on.

The DBON has priority over the HLON. At initial reset, this register is set to "0".

HLON: Halver control (ON/OFF) register (FF01H•D1)

Controls halves ON/OFF for the voltage doubler/halver.

When "1" is written: Halver ON When "0" is written: Halver OFF Reading: Valid

When the power supply voltage is in a range of 2.6 to 3.6 V, the internal power supply circuit can be driven by the halved voltage to reduce current consumption. When "1" is written to the HLON register, the voltage doubler/halver generates VD2 by halving the supply voltage. When "0" is written, halving is not performed. When the power supply voltage is 2.6 V or less, do not halve the voltage. At initial reset, this register is set to "0".

VDSEL: Power supply selection register for oscillation system voltage regulator (FF01H•D2)

Selects the power supply for the oscillation system voltage regulator.

When "1" is written: VD2 When "0" is written: VDD Reading: Valid

When "1" is written to the VDSEL register, the oscillation system voltage regulator operates with VD2 output from the voltage doubler/halver. The doubler mode or the halver mode is set according to the DBON and HLON settings. When "0" is written to the VDSEL register, the oscillation system voltage regulator operates with VDD and the operating mode becomes the normal mode.

When switching from the normal mode to the doubler/halver mode, the VDSEL register should be set to "1" after taking a 100 msec or longer interval for the VD2 to stabilize from setting the DBON or HLON register to "1".

At initial reset, this register is set to "0".

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

VCSEL: Power supply selection register for LCD system voltage circuit (FF01H•D3)

Selects the power supply for the LCD system voltage circuit.

When "1" is written: VD2 When "0" is written: VDD Reading: Valid

When "1" is written to the VCSEL register, the LCD system voltage circuit operates with VD2 output from the voltage doubler/halver. The doubler mode or the halver mode is set according to the DBON and HLON settings. When "0" is written to the VCSEL register, the LCD system voltage circuit operates with VDD and the operating mode becomes the normal mode.

When switching from the normal mode to the doubler/halver mode, the VCSEL register should be set to "1" after taking a 100 msec or longer interval for the VD2 to stabilize from setting the DBON or HLON register to "1".

At initial reset, this register is set to "0".

LPWR: LCD power control (ON/OFF) register (FF60H•D0)

Turns the LCD system voltage circuit ON/OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

When "1" is written to the LPWR register, the LCD system voltage circuit goes ON and generates the LCD drive voltage. When "0" is written, the LCD drive voltage is not output. At initial reset, this register is set to "0".

4.2.5 Programming notes

- (1) When operating the E0C63B07 with a 0.9–1.25 V power supply voltage, software control is necessary. Set both the oscillation system voltage regulator and the LCD system voltage circuit to doubler mode.
- (2) If the power supply voltage is out of the specified voltage range for an operating mode, do not switch to the operating mode. It may cause malfunction or increase current consumption.
- (3) Do not set the registers HLON (halves) and DBON (doubling) to "1" simultaneously.
- (4) When switching from the normal mode to the doubler/halver mode, the VCSEL register should be set to "1" after taking a 100 msec or longer interval for the VD2 to stabilize from switching the DBON or HLON register to "1".
- (5) When switching from the doubler/halver mode to the normal mode, use separate instructions to switch the mode (VDSEL = "0" or VCSEL = "0") and turn the voltage doubler/halver OFF (HLON = "0" or DBON = "0"). Simultaneous processing with a single instruction may cause malfunction.
- (6) The OSC3 oscillation circuit cannot operate in halver mode. When the supply voltage is in the range of 0.9 V to 2.2 V, the OSC3 oscillation circuit can only operate in the doubler mode. When the supply voltage is in the range of 2.2 V to 3.6 V, it can operate in the normal mode.

4.3 Watchdog Timer

4.3.1 Configuration of watchdog timer

The E0C63B07 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software. The watchdog timer must be reset cyclically by the software while it operates. If the watchdog timer is not reset in at least 3–4 seconds, it generates a non-maskable interrupt (NMI) to the CPU. Figure 4.3.1.1 is the block diagram of the watchdog timer.




Fig. 4.3.1.1 Watchdog timer block diagram

The watchdog timer contains a 10-bit binary counter, and generates the non-maskable interrupt when the last stage of the counter (0.25 Hz) overflows.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine. The watchdog timer operates in the HALT mode. If a HALT status continues for 3–4 seconds, the non-maskable interrupt releases the HALT status.

4.3.2 Interrupt function

If the watchdog timer is not reset periodically, the non-maskable interrupt (NMI) is generated to the core CPU. Since this interrupt cannot be masked, it is accepted even in the interrupt disable status (I flag = "0"). However, it is not accepted when the CPU is in the interrupt mask state until SP1 and SP2 are set as a pair, such as after initial reset or during re-setting the stack pointer. The interrupt vector of NMI is assigned to 0100H in the program memory.

4.3.3 I/O memory of watchdog timer

Table 4.3.3.1 shows the I/O address and control bits for the watchdog timer.

Table 4.3.3.1 Control bits of watchdog timer

Address		Reg	ister						0
Address	D3 D2 D1 D0		Name	Init *1	1	0	Comment		
		•	WD 511	шррот	0 *3	- *2			Unused
FFOZII	0	0	WDEN	WDRST	0 *3	_ *2			Unused
FF07H	R		D.11.1		WDEN	1	Enable	Disable	Watchdog timer enable
			R/W	W	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)

- *1 Initial value at initial reset
- *2 Not set in the circuit
- *3 Constantly "0" when being read

WDEN: Watchdog timer enable register (FF07H•D1)

Selects whether the watchdog timer is used (enabled) or not (disabled).

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the WDEN register, the watchdog timer starts count operation. When "0" is written, the watchdog timer does not count and does not generate the interrupt (NMI).

At initial reset, this register is set to "1".

WDRST: Watchdog timer reset (FF07H•D0)

Resets the watchdog timer.

When "1" is written: Watchdog timer is reset

When "0" is written: No operation Reading: Always "0"

When "1" is written to WDRST, the watchdog timer is reset and restarts immediately after that. When "0" is written, no operation results.

This bit is dedicated for writing, and is always "0" for reading.

4.3.4 Programming notes

- (1) When the watchdog timer is being used, the software must reset it within 3-second cycles.
- (2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

4.4 Oscillation Circuit

4.4.1 Configuration of oscillation circuit

The E0C63B07 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock to the CPU and peripheral circuits. OSC3 is a CR oscillation circuit. When processing with the E0C63B07 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3 by the software. To stabilize operation of the internal circuits, the operating voltage VD1 must be switched according to the oscillation circuit to be used. Figure 4.4.1.1 is the block diagram of this oscillation system.




Fig. 4.4.1.1 Oscillation system block diagram

The OSC1 oscillation circuit can deal with three types of oscillation frequencies (32.768 kHz, 76.8 kHz or 153.6 kHz). For this purpose, the prescaler (dividing stages) for the frequencies are connected to the OSC1 oscillation circuit, and one of them should be selected by the software according to the frequency to be used.

4.4.2 OSC1 oscillation circuit

The E0C63B07 has a built-in crystal oscillation circuit (OSC1 oscillation circuit). The oscillation frequency can be selected from 32.768 kHz, 76.8 kHz and 153.6 kHz (Typ.) by mask option. The OSC1 oscillation circuit generates the operating clock for the CPU and peripheral circuits by connecting a crystal oscillator and a trimmer capacitor (5–25 pF) as the external elements.

Figure 4.4.2.1 is the block diagram of the OSC1 oscillation circuit.




Fig. 4.4.2.1 OSC1 oscillation circuit

As shown in Figure 4.4.2.1, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) between the OSC1 and OSC2 terminals and the trimmer capacitor (CGX) between the OSC1 and VSS terminals.

Note: The OSC1 oscillation circuit deals with three types of crystal oscillators (32.768 kHz, 76.8 kHz or 153.6 kHz), however, it is necessary to set the prescaler to correspond with the frequency of the oscillator being used. Be sure to set the prescaler properly in the initial routine, which is executed immediately after initial reset, before controlling peripheral circuits.

4.4.3 OSC3 oscillation circuit

The E0C63B07 has built-in the OSC3 oscillation circuit that generates the CPU's sub-clock (Max. 400 kHz) for high speed operation and the source clock for peripheral circuits needing a high speed clock (programmable timer, FOUT output). OSC3 is a CR oscillation circuit. A resistor is required as an external element when using the OSC3 oscillation circuit.

Figure 4.4.3.1 is the block diagram of the OSC3 oscillation circuit (CR oscillation circuit).




Fig. 4.4.3.1 OSC3 oscillation circuit (CR oscillation circuit)

As shown in Figure 4.4.3.1, the CR oscillation circuit can be configured simply by connecting the resistor RCR between the OSC3 and OSC4 terminals. See Chapter 7, "Electrical Characteristics" for resistance value of RCR.

To reduce current consumption of the OSC3 oscillation circuit, oscillation can be stopped by the software (OSCC register).

Note, however, to operate the OSC3 oscillation circuit, when the supply voltage VDD is 2.2 V or less, the oscillation system voltage regulator must be operated in the doubler mode. (See Section 4.2.)

4.4.4 Switching of operating voltage

The CPU system clock is switched to OSC1 or OSC3 by the software (CLKCHG register). In this case, to obtain stable operation, the operating voltage VD1 for the internal circuits must be switched by the software (VDC register). As described in Section 4.2, "Setting of Power Supply and Operating Mode", the oscillation system voltage regulator that generates VD1 must be set in an appropriate operating mode according to the supply voltage.

Table 4.4.4.1 shows the correspondence of the system clock, operating voltage VD1 and operating mode for the oscillation system voltage regulator.

System	Operating	Operating mode according to supply voltage VDD (V)						
clock	voltage VD1	0.9–1.25 1.25–2.2 2.2–2.6		2.6-3.6				
OSC1	1.2 V	Doubler mode	Normal mode *		Halver or Normal mode			
OSC3, 400 kHz	1.45 V	Double	er mode	N	Normal mode			

Table 4.4.4.1 System clock and operating voltage

When switching the operating voltage and the system clock, properly set the operating mode for the oscillation system voltage regulator before and after. (See Section 4.2, "Setting of Power Supply and Operation Mode".)

When OSC3 is to be used as the CPU system clock, it should be done as the following procedure using the software: first switch the operating mode (if necessary) and the operating voltage VD1, turn the OSC3 oscillation ON after waiting 2.5 msec or more for the above operation to stabilize, switch the clock after waiting 5 msec or more for oscillation stabilization.

^{*} Set the doubler mode when a power supply voltage drop is detected by the SVD circuit, such as during a heavy load operation (driving melody or lamp) or by battery deletion.

When switching from OSC3 to OSC1, turn the OSC3 oscillation circuit OFF after switching the clock then set the operating voltage VD1 to 1.2 V. After that, switch the operating mode if necessary.

$OSC1 \rightarrow OSC3$

- 1. Set operation mode for OSC3. *
- 2. Set VDC to "1" (1.2 V \rightarrow 1.45 V).
- 3. Maintain 2.5 msec or more.
- 4. Set OSCC to "1" (OSC3 oscillation ON).
- 5. Maintain 5 msec or more.
- 6. Set CLKCHG to "1" (OSC1 \rightarrow OSC3).

$OSC3 \rightarrow OSC1$

- 1. Set CLKCHG to "0" (OSC3 \rightarrow OSC1).
- 2. Set OSCC to "0" (OSC3 oscillation OFF).
- 3. Set VDC to "0" (1.45 V \rightarrow 1.2 V).
- 4. Set operation mode for OSC1. *

(*: Should be done only when necessary.)

The following shows the operating mode settings for the oscillation system voltage regulator depending on the power supply voltage.

(1) Power supply voltage VDD = 0.9 V to 1.25 V

When the power supply voltage is in this range, the oscillation system voltage regulator can be operated only in the doubler mode.

(2) Power supply voltage VDD = 1.25 V to 2.2 V

When the system clock is OSC1, operate the oscillation system voltage regulator in the normal mode. When operating the OSC3 oscillation circuit, set the doubler mode.

(3) Power supply voltage VDD = 2.2 V to 2.6 V

When the power supply voltage is in this range, the oscillation system voltage regulator can always be operated in the normal mode regardless of the system clock selection. Therefore, it is nor necessary to switch the operating mode before and after switching the system clock.

(4) Power supply voltage VDD = 2.6 V to 3.6 V

When the system clock is OSC1, the halver mode can be set to reduce current consumption. In this case, return to the normal mode before switching the system clock to OSC3. It is unnecessary to switch the operating mode before and after switching the system clock when operating in the normal mode. After switching from OSC3 to OSC1, return to the halver mode.

Be sure not to switch to the OSC3 clock in the halver mode because it may cause malfunction.

Note: Switching the operating voltage when the power supply voltage is lower than the set voltage (that can generate VD1) may cause malfunction. Switch the operating voltage only after making sure that the power supply voltage is more than the set voltage using the SVD circuit.

4.4.5 Clock frequency and instruction execution time

Table 4.4.5.1 shows the instruction execution time according to each frequency of the system clock.

Clock frequency	Instruction execution time (µsec)						
Clock frequency	1-cycle instruction	2-cycle instruction	3-cycle instruction				
OSC1: 32.768 kHz	61	122	183				
OSC1: 76.8 kHz	26	52	78				
OSC1: 153.6 kHz	13	26	39				
OSC3: 400 kHz	5	10	15				

Table 4.4.5.1 Clock frequency and instruction execution time

4.4.6 I/O memory of oscillation circuit

Table 4.4.6.1 shows the I/O addresses and the control bits for the oscillation circuit.

Table 4.4.6.1 Control bits of oscillation circuit

A -1-1	Register								Comment		
Address	SS D3 D2 D1 D0		D0	Name	Init *1	1	0	Comment			
	CLKCHC	0000		0 VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch		
	CLKCHG	OSCC	U		OSCC	0	On	Off	OSC3 oscillation On/Off		
FF00H			D DA	DAM	0 *3	- *2			Unused		
	R/	R/W R F		R/W	VDC	0	1.45 V	1.2 V	CPU operating voltage switch (1.2 V: OSC1, 1.45 V: OSC3)		
			DDCM	DDCM	0 *3	_ *2			Unused		
ГГООЦ	0	0	PRSM1	PRSM0	0 *3	- *2			Unused		
FF02H		_				D.A./	PRSM1	1			OSC1 [PRSM1, 0] 0 1 2, 3
	R		R R/		PRSM0	1			prescaler selection fosci (kHz) 32.768 76.8 153.6		

^{*1} Initial value at initial reset

PRSM1, PRSM0: OSC1 prescaler selection register (FF02H•D1, D0)

Selects the prescaler for the OSC1 oscillation circuit.

Table 4.4.6.2 Prescaler selection

PRSM1	PRSM0	Oscillation frequency		
1	*	153.6 kHz		
0	1	76.8 kHz		
0	0	32.768 kHz		

Select one according to the connected oscillator.

To operate the timers properly, be sure to set the prescaler to correspond with the frequency of the connected oscillator in the initial routine immediately after initial reset before controlling the peripheral circuits

At initial reset, this register is set to "11B".

VDC: CPU operating voltage switching register (FF00H•D0)

Switches the operating voltage VD1.

When "1" is written: 1.45 V (for OSC3 operation) When "0" is written: 1.2 V (for OSC1 operation)

Reading: Valid

When switching the CPU system clock, the operating voltage VD1 should also be switched according to

When switching from OSC1 to OSC3, first set VD1 to 1.45 V. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON.

When switching from OSC3 to OSC1, set VD1 to 1.2 V after switching to OSC1 and turning the OSC3 oscillation OFF.

It is necessary to switch the operating mode for the oscillation system voltage regulator depending on the power supply voltage.

At initial reset, this register is set to "0".

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

OSCC: OSC3 oscillation control register (FF00H•D2)

Controls oscillation ON/OFF for the OSC3 oscillation circuit.

When "1" is written: OSC3 oscillation ON When "0" is written: OSC3 oscillation OFF

Reading: Valid

When it is necessary to operate the CPU at high speed, set OSCC to "1". At other times, set it to "0" to reduce current consumption. Furthermore, when turning the OSC3 oscillation circuit ON and OFF, it is necessary to switch the operating voltage VD1.

At initial reset, this register is set to "0".

CLKCHG: CPU system clock switching register (FF00H•D3)

The CPU's operation clock is selected with this register.

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected

Reading: Valid

When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0".

After turning the OSC3 oscillation ON (OSCC = "1"), switching of the clock should be done after waiting 5 msec or more.

When VD1 is 1.2 V (VDC = "0"), setting of CLKCHG = "1" becomes invalid and switching to OSC3 is not performed.

At initial reset, this register is set to "0".

4.4.7 Programming notes

- (1) The OSC1 oscillation circuit deals with three types of crystal oscillators (can be selected from 32.768 kHz, 76.8 kHz and 153.6 kHz by mask option), however, it is necessary to set the prescaler to correspond with the frequency of the oscillator being used. Be sure to set the prescaler properly in the initial routine, which is executed immediately after initial reset, before controlling peripheral circuits.
- (2) When switching the CPU system clock from OSC1 to OSC3, first set VD1 and the operating mode. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON. When switching from OSC3 to OSC1, set VD1 and the operating mode after switching to OSC1 and turning the OSC3 oscillation OFF.
- (3) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

 Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (4) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (5) Switching the operating voltage when the power supply voltage is lower than the set voltage (that can generate VD1) may cause malfunction. Switch the operating voltage only after making sure that the power supply voltage is more than the set voltage using the SVD circuit.

4.5 Input Ports (K00–K03 and K10–K13)

4.5.1 Configuration of input ports

The E0C63B07 has eight bits general-purpose input ports. Each of the input port terminals (K00–K03, K10–K13) provides internal pull-up resistor. Pull-up resistor can be selected for each bit with the mask option.

Figure 4.5.1.1 shows the configuration of input port.




Fig. 4.5.1.1 Configuration of input port

Selection of "With pull-up resistor" with the mask option suits input from the push switch, key matrix, and so forth. When "Gate direct" is selected, the port can be used for slide switch input and interfacing with other LSIs.

4.5.2 Interrupt function

All eight bits of the input ports (K00–K03, K10–K13) provide the interrupt function. The conditions for issuing an interrupt can be set by the software. Further, whether to mask the interrupt function can be selected by the software.

Figure 4.5.2.1 shows the configuration of K00–K03 (K10–K13) interrupt circuit.




Fig. 4.5.2.1 Input interrupt circuit configuration

The interrupt selection register (SIK) and input comparison register (KCP) are individually set for the input ports K00–K03 and K10–K13, and can specify the terminals for generating interrupt and interrupt timing.

The interrupt selection registers (SIK00–SIK03, SIK10–SIK13) select what input of K00–K03 and K10–K13 to use for the interrupt. Writing "1" into an interrupt selection register incorporates that input port into the interrupt generation conditions. The changing the input port where the interrupt selection register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can select that the interrupt be generated at the rising edge of the input or that it be generated at the falling edge according to the set value of the input comparison registers (KCP00–KCP03, KCP10–KCP13).

By setting these two conditions, the interrupt for K00–K03 or K10–K13 is generated when input ports in which an interrupt has been enabled by the input selection registers and the contents of the input comparison registers have been changed from matching to no matching.

The interrupt mask registers (EIK0, EIK1) enable the interrupt mask to be selected for K00–K03 and K10–K13.

When the interrupt is generated, the interrupt factor flag (IK0, IK1) is set to "1".

Figure 4.5.2.2 shows an example of an interrupt for K00–K03.




Fig. 4.5.2.2 Example of interrupt of K00-K03

K00 interrupt is disabled by the interrupt selection register (SIK00), so that an interrupt does not occur at (2). At (3), K03 changes to "0"; the data of the terminals that are interrupt enabled no longer match the data of the input comparison registers, so that interrupt occurs. As already explained, the condition for the interrupt to occur is the change in the port data and contents of the input comparison registers from matching to no matching. Hence, in (4), when the no matching status changes to another no matching status, an interrupt does not occur. Further, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.

4.5.3 Mask option

Internal pull-up resistor can be selected for each of the eight bits of the input ports (K00–K03, K10–K13) with the input port mask option.

When "Gate direct" is selected, take care that the floating status does not occur for the input. Select "With pull-up resistor" for input ports that are not being used.

4.5.4 I/O memory of input ports

Table 4.5.4.1 shows the I/O addresses and the control bits for the input ports.

Table 4.5.4.1 Control bits of input ports

		Reg	ister							2
Address	D3	D2	D1	D0	Name	Init *1	1	0		Comment
	SIK03	SIK02	SIK01	SIK00	SIK03	0	Enable	Disable		
FF20H	511(05	SIROZ	Siltor	Siltoo	SIK02	0	Enable	Disable		K00–K03 interrupt selection register
20		R/	W		SIK01	0	Enable	Disable		
		10			SIK00	0	Enable	Disable	L	
	K03	K02	K01	K00	K03	_ *2	High	Low		
FF21H					K02	_ *2	High	Low		K00–K03 input port data
		R			K01	- *2 - *2	High	Low		
					K00 KCP03	1	High	Low	Η	
	KCP03	KCP02	KCP01	KCP00	KCP03 KCP02	1		<u></u>		
FF22H					KCP02 KCP01	1				K00-K03 input comparison register
		R/	W		KCP01	1]	- -		
					SIK13	0	Enable	Disable	Η	
	SIK13	SIK12	SIK11	SIK10	SIK13	0	Enable	Disable		
FF24H					SIK12	0	Enable	Disable		K10-K13 interrupt selection register
		R/	W		SIK10	0	Enable	Disable		
					K13	_ *2	High	Low	Ħ	
	K13	K12	K12 K11 K10	K10	K12	_ *2	High	Low		
FF25H		l		K11	- *2	High	Low		K10–K13 input port data	
		F	3		K10	_ *2	High	Low		
					KCP13	1	7_	ſ		
FF26H	KCP13	KCP12	KCP11	KCP10	KCP12	1	¬ <u>L</u>	<u> </u>		K10–K13 input comparison register
FFZ0H		D/	W		KCP11	1	↓	<u>_</u> f		K10-K13 input comparison register
		K/	vv		KCP10	1	Į.	ſ		
	0	0	0	EIK0	0 *3	- *2			l	Inused
FFE4H	U	U	U	LIKU	0 *3	_ *2			1	Inused
		R		R/W	0 *3	_ *2			1	Inused
				10,00	EIK0	0	Enable	Mask		nterrupt mask register (K00–K03)
	0	0	0	EIK1	0 *3	_ *2			_	Jnused
FFE5H	_		_		0 *3	_ *2			1	Jnused
		R		R/W	0 *3	- *2	F		l	Jnused (V10 V10)
					EIK1 0 *3	0 _ *2	Enable	Mask	-	nterrupt mask register (K10–K13)
	0	0	0	IK0	0 *3	- *2 - *2	(R) Yes	(R) No	1	Jused Jused
FFF4H			0 *3	- *2 - *2	(W)	(W)	1	Jnused		
	R RA			R/W	IK0	0	Reset	Invalid	l	nused hterrupt factor flag (K00–K03)
					0 *3	- *2	(R)	(R)	-	Jused
	0	0	0	IK1	0 *3	_ *2	Yes	No	_	Jnused
FFF5H	R F				0 *3	_ *2	(W)	(W)	-	Jnused
				R/W	IK1	0	Reset	Invalid	l	nterrupt factor flag (K10–K13)
				l		-			1-	

^{*1} Initial value at initial reset

K00-K03: K0 port input port data (FF21H) K10-K13: K1 port input port data (FF25H)

Input data of the input port terminals can be read with these registers.

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The reading is "1" when the terminal voltage of the eight bits of the input ports (K00–K03, K10–K13) goes high (VDD), and "0" when the voltage goes low (VSS).

These bits are dedicated for reading, so writing cannot be done.

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

SIK00-SIK03: K0 port interrupt selection register (FF20H) SIK10-SIK13: K1 port interrupt selection register (FF24H)

Selects the ports to be used for the K00–K03 and K10–K13 input interrupts.

When "1" is written: Enable When "0" is written: Disable Reading: Valid

Enables the interrupt for the input ports (K00–K03, K10–K13) for which "1" has been written into the interrupt selection registers (SIK00–SIK03, SIK10–SIK13). The input port set for "0" does not affect the interrupt generation condition.

At initial reset, these registers are set to "0".

KCP00-KCP03: K0 port input comparison register (FF22H) KCP10-KCP13: K1 port input comparison register (FF26H)

Interrupt conditions for terminals K00–K03 and K10–K13 can be set with these registers.

When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid

The interrupt conditions can be set for the rising or falling edge of input for each of the eight bits (K00–K03 and K10–K13), through the input comparison registers (KCP00–KCP03 and KCP10–KCP13). For KCP00–KCP03, a comparison is done only with the ports that are enabled by the interrupt among K00–K03 by means of the SIK00–SIK03 registers. For KCP10–KCP13, a comparison is done only with the ports that are enabled by the interrupt among K10–K13 by means of the SIK10–SIK13 registers. At initial reset, these registers are set to "0".

EIK0: K0 input interrupt mask register (FFE4H•D0) EIK1: K1 input interrupt mask register (FFE5H•D0)

Masking the interrupt of the input port can be selected with these registers.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

With these registers, masking of the input port interrupt can be selected for each of the two systems (K00–K03, K10–K13).

At initial reset, these registers are set to "0".

IK0: K0 input interrupt factor flag (FFF4H•D0) IK1: K1 input interrupt factor flag (FFF5H•D0)

These flags indicate the occurrence of input interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IK0 and IK1 are associated with K00–K03 and K10–K13, respectively. From the status of these flags, the software can decide whether an input interrupt has occurred.

The interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting. However, the interrupt does not occur to the CPU when the interrupt is masked. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.5.5 Programming notes

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$

C: terminal capacitance \Box 5 pF + parasitic capacitance \Box ? pF

R: pull-up resistance 300 k Ω

- (2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.6 Output Ports (R00-R03 and R10-R13)

4.6.1 Configuration of output ports

The E0C63B07 has 8 bits general output ports.

Output specifications of the output ports can be selected individually with the mask option. Two kinds of output specifications are available: complementary output and N-channel open drain output.

Figure 4.6.1.1 shows the configuration of the output port.




Fig. 4.6.1.1 Configuration of output port

The R02 and R03 output terminals are shared with special output terminals (TOUT, FOUT), and this function is selected by the software.

At initial reset, these are all set to the general purpose output port.

Table 4.6.1.1 shows the setting of the output terminals by function selection.

	O	<i>J</i>			
Terminal	Terminal status	Special output			
name	at initial reset	TOUT	FOUT		
R00	R00 (High output)	R00	R00		
R01	R01 (High output)	R01	R01		
R02	R02 (High output)	TOUT			
R03	R03 (High output)		FOUT		
R10-R13	R10–R13 (High output)	R10-R13	R10-R13		

Table 4.6.1.1 Function setting of output terminals

When using the output port (R02, R03) as the special output port, the data register must be fixed at "1" and the high impedance control register must be fixed at "0" (data output).

4.6.2 Mask option

Output specifications of the output ports can be selected with the mask option.

The output specifications of the output ports R00–R03 can be selected from either complementary output or N-channel open drain output individually (in 1-bit units), and for 4 bits of the output ports R10–R13, it can be selected in mass.

This mask option is effective even when the output port (R02, R03) is used for special output port.

4.6.3 High impedance control

The terminal output status of the output ports can be set to a high impedance status. This control is done using the high impedance control registers.

The high impedance control registers are provided to correspond with the output ports as shown below.

High impedance control register	Corresponding output port
R00HIZ	R00 (1-bit)
R01HIZ	R01 (1-bit)
R02HIZ	R02 (1-bit)
R03HIZ	R03 (1-bit)
R1HIZ	R10-R13 (4-bit)

When "1" is written to the high impedance control register, the corresponding output port terminal goes into high impedance status. When "0" is written, the port outputs a signal according to the data register.

4.6.4 Special output

In addition to the regular DC output, special output can be selected for the output ports R02 and R03 as shown in Table 4.6.4.1 with the software.

Figure 4.6.4.1 shows the configuration of the R02 and R03 output ports.

Table 4.6.4.1 Special output

Terminal	Special output	Output control register			
R03	FOUT	FOUTE			
R02	TOUT	PTOUT			




Fig. 4.6.4.1 Configuration of R02 and R03 output ports

At initial reset, the output port data register is set to "1" and the high impedance control register is set to "0". Consequently, the output terminal goes high (VDD).

When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output). The respective signal should be turned ON and OFF using the special output control register.

Note: • Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.

• Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).

• TOUT (R02)

The R02 terminal can output a TOUT signal.

The TOUT signal is the clock that is output from the programmable timer, and can be used to provide a clock signal to an external device.

To output the TOUT signal, fix the R02 register at "1" and the R02HIZ register at "0", and turn the signal ON and OFF using the PTOUT register. It is, however, necessary to control the programmable timer.

Refer to Section 4.11, "Programmable Timer" for details of the programmable timer.

Note: A hazard may occur when the TOUT signal is turned ON and OFF.

Figure 4.6.4.2 shows the output waveform of the TOUT signal.




Fig. 4.6.4.2 Output waveform of TOUT signal

FOUT (R03)

The R03 terminal can output a FOUT signal.

The FOUT signal is a clock (fOSC1 or fOSC3) that is output from the oscillation circuit or a clock that the fOSC1 clock has divided in the internal circuit, and can be used to provide a clock signal to an external device.

To output the FOUT signal, fix the R03 register at "1" and the R03HIZ register at "0", and turn the signal ON and OFF using the FOUTE register.

The frequency of the output clock may be selected from among 4 types shown in Table 4.6.4.2 by setting the FOFQ0 and FOFQ1 registers.

FOFQ1	FOFQ0	Clock frequency								
FOFQI	FOFQU	fosc1=32.768 kHz	fosc1=76.8 kHz	fosc1=153.6 kHz						
1	1	fosc3	fosc3	fosc3						
1	0	fosc1	fosc1	fosc1						
0	1	fosc1 × 1/8	$fosc1 \times 1/16$	fosc1 × 1/32						
0	0	fosc1 × 1/64	$fosc1 \times 1/128$	fosc1 × 1/256						

Table 4.6.4.2 FOUT clock frequency

fosc1: Clock that is output from the OSC1 oscillation circuit fosc3: Clock that is output from the OSC3 oscillation circuit

When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit and the oscillation system voltage regulator before output.

Refer to Section 4.4, "Oscillation Circuit", for the control and notes.

Note: A hazard may occur when the FOUT signal is turned ON and OFF.

Figure 4.6.4.3 shows the output waveform of the FOUT signal.




Fig. 4.6.4.3 Output waveform of FOUT signal

4.6.5 I/O memory of output ports

Table 4.6.5.1 shows the I/O addresses and control bits for the output ports.

Table 4.6.5.1 Control bits of output ports

A -l -l		Reg	ister						0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	FOUTE		F0F04	50500	FOUTE	0	Enable	Disable	FOUT output enable		
	FOUTE	0	FOFQ1	FOFQ0	0 *3	- *2			Unused [FOFQ1, 0] 0 1 2 3		
FF06H	500				FOFQ1	0			FOUT fosci=32kHz fosci/64 fosci/8 fosci foscs fosci=76kHz fosci/128 fosci/16 fosci foscs		
	R/W	R	R/	W	FOFQ0	0			selection fosci=153kHz fosci/256 fosci/32 fosci foscs		
				R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)			
	R03HIZ R02HIZ R01HIZ		R01HIZ	R00HIZ					FOUT output high impedance control (FOUTE=1)		
FF30H					R02HIZ	0	High-Z	Output	R02 output high impedance control (PTOUT=0)		
FF3UH									TOUT output high impedance control (PTOUT=1)		
	R/W			R01HIZ	0	High-Z	Output	R01 output high impedance control			
				R00HIZ	0	High-Z	Output	R00 output high impedance control			
	R03 R02	R01	R01 R00	R03	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used			
FF31H	KUS	RUZ	KUI	RUU	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used		
ГГЭПП		R/W	R01	1	High	Low	R01 output port data				
		K/	VV		R00	1	High	Low	R00 output port data		
	0	0	0	R1HIZ	0 *3	_ *2			Unused		
FF32H	0	U	U	KIIIIZ	0 *3	_ *2			Unused		
11 3211		R		R/W	0 *3	- *2			Unused		
				IX/ VV	R1HIZ	0	High-Z	Output	R1 output high impedance control		
	R13	R12	R11	R10	R13	1	High	Low			
FF33H	KIS	ICIZ	KII	KIO	R12	1	High	Low	R10–R13 output port data		
11 3311		R/	W		R11	1	High	Low	Refore the surput port data		
		IV	**		R10	1	High	Low			
	CHSEL PTOUT CKSEL1 C	CKSELO	CHSEL	0	Timer 1	Timer 0	TOUT output channel selection				
FFC1H	CHOEL PIOUI CROELI CROE		ONSELO	PTOUT	0	On	Off	TOUT output control			
	R/M		w		CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection		
		R/W			CKSEL0	0	OSC3	OSC1	Prescaler 0 source clock selection		

^{*1} Initial value at initial reset

R00HIZ-R03HIZ: R0 port high impedance control register (FF30H) R1HIZ: R1 port high impedance control register (FF32H•D0)

Controls high impedance output of the output port.

When "1" is written: High impedance When "0" is written: Data output Reading: Valid

By writing "0" to the high impedance control register, the corresponding output terminal outputs according to the data register. When "1" is written, it shifts into high impedance status.

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02HIZ register and the R03HIZ register at "0" (data output).

At initial reset, these registers are set to "0".

R00-R03: R0 output port data register (FF31H) R10-R13: R1 output port data register (FF33H)

Set the output data for the output ports.

When "1" is written: High level output When "0" is written: Low level output

Reading: Valid

The output port terminals output the data written in the corresponding data registers without changing it. When "1" is written to the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (VSS).

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02 register and the R03 register at "1".

At initial reset, these registers are all set to "1".

FOUTE: FOUT output control register (FF06H•D3)

Controls the FOUT output.

When "1" is written: FOUT output ON When "0" is written: FOUT output OFF

Reading: Valid

By writing "1" to the FOUTE register when the R03 register has been set to "1" and the R03HIZ register has been set to "0", an FOUT signal is output from the R03 terminal. When "0" is written, the R03 terminal goes high (VDD).

When using the R03 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

FOFQ0, FOFQ1: FOUT frequency selection register (FF06H•D0, D1)

Selects a frequency of the FOUT signal.

Table 4.6.5.2 FOUT clock frequency

FOFQ1	FOFQ0	Clock frequency								
FORQT FORQU		fosc1=32.768 kHz	fosc1=76.8 kHz	fosc1=153.6 kHz						
1	1	fosc3	fosc3	fosc3						
1	0	fosc1	fosc1	fosc1						
0	1	fosc1 × 1/8	$fosc1 \times 1/16$	fosc1 × 1/32						
0	0	fosc1 × 1/64	$fosc1 \times 1/128$	fosc1 × 1/256						

At initial reset, this register is set to "0".

PTOUT: TOUT output control register (FFC1H•D2)

Controls the TOUT output.

When "1" is written: TOUT output ON When "0" is written: TOUT output OFF

Reading: Valid

By writing "1" to the PTOUT register when the R02 register has been set to "1" and the R02HIZ register has been set to "0", the TOUT signal is output from the R02 terminal. When "0" is written, the R02 terminal goes high (VDD).

When using the R02 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

4.6.6 Programming notes

- (1) When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output).
 - Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.
 - Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit and the oscillation system voltage regulator before output.

 Refer to Section 4.4, "Oscillation Circuit", for the control and notes.

4.7 I/O Ports (P00–P03, P10–P13 and P20–P23)

4.7.1 Configuration of I/O ports

The E0C63B07 has 12 bits general-purpose I/O ports. Figure 4.7.1.1 shows the configuration of the I/O port.




Fig. 4.7.1.1 Configuration of I/O port

The P10–P13 I/O port terminals are shared with the serial interface input/output terminals and this function is selected by the software.

At initial reset, these are all set to the I/O port.

Table 4.7.1.1 shows the setting of the input/output terminals by function selection.

	- series of the										
Terminal	Terminal status	Serial I/F									
name	at initial reset	Master	Slave								
P00-P03	P00–P03 (Input & pull-up *)	P00-P03	P00-P03								
P10	P10 (Input & pull-up *)	SIN(I)	SIN(I)								
P11	P11 (Input & pull-up *)	SOUT(O)	SOUT(O)								
P12	P12 (Input & pull-up *)	SCLK(O)	SCLK(I)								
P13	P13 (Input & pull-up *)	P13	SRDY(O)								
P20-P23	P20–P23 (Input & pull-up *)	P20-P23	P20-P23								

Table 4.7.1.1 Function setting of input/output terminals

When these ports are used as I/O ports, the ports can be set to either input mode or output mode (in 1-bit unit). Modes can be set by writing data to the I/O control registers.

Refer to Section 4.12, "Serial Interface", for control of the serial interface.

^{*} When "with pull-up resistor" is selected by the mask option (high impedance when "gate direct" is set)

4.7.2 Mask option

Output specification for the output mode and addition of pull-up resistors can be selected as the terminal specification of the I/O port. Three selection items are available: complementary output, N-channel open drain output (with pull-up) and N-channel open drain output (without pull-up). They are selected in 1-bit units or 4-bit units depending on the terminal group.

Ports to be selected in 1-bit units: P20, P21, P22, P23 Ports to be selected in 4-bit units: P00–P03, P10–P13

When N-channel open drain output (with pull-up) is selected, do not apply a voltage exceeding the power supply voltage to the port.

When N-channel open drain output (without pull-up) is selected, a voltage within the ruled range (see Chapter 7, "Electrical Characteristics") can be applied to the port. However, take care that the floating status does not occur during input mode.

This option is effective even when I/O ports (P10–P13) are used for input/output of the serial interface.

4.7.3 I/O control registers and input/output mode

Input or output mode can be set for the I/O ports by writing data into the corresponding I/O control registers IOCxx.

To set the input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, when the pull-up explained in the following section has been set by software, the input line is pulled up only during this input mode.

To set the output mode, write "1" is to the I/O control register. When an I/O port is set to output mode, it works as an output port, it outputs a high level (VDD) when the port output data is "1", and a low level (VSS) when the port output data is "0".

If perform the read out in each mode; when output mode, the register value is read out, and when input mode, the port value is read out.

At initial reset, the I/O control registers are set to "0", and the I/O ports enter the input mode.

The I/O control registers of the ports that are set as input/output for the serial interface can be used as general purpose registers that do not affect the I/O control. (See Table 4.7.1.1.)

4.7.4 Pull-up during input mode

A pull-up resistor that operates during the input mode is built into each I/O port of the E0C63B07. Mask option can set the use or non-use of this pull-up. The pull-up resistor becomes effective by writing "1" to the pull-up control register PULxx that corresponds to each port, and the input line is pulled up during the input mode. When "0" has been written, no pull-up is done.

At initial reset, the pull-up control registers are set to "1".

The pull-up control registers of the ports in which "without pull-up" have been selected can be used as general purpose registers. Even when "with pull-up" has been selected, the pull-up control registers of the ports, that are set as input/output for the serial interface, can be used as general purpose registers that do not affect the pull-up control. (See Table 4.7.1.1.)

The pull-up control registers of the port, that are set as input for the serial interface, function the same as the I/O port.

4.7.5 I/O memory of I/O ports

Table 4.7.5.1 show the I/O addresses and the control bits for the I/O ports.

Table 4.7.5.1 Control bits of I/O ports

	Table 4.7.5.1 Control bits of I/O ports										
A -1 -1		Reg	ister						0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	IOC03	IOC02	IOC01	IOC00	IOC03	0	Output	Input			
FF40H	10003	10002	10001	10000	IOC02	0	Output	Input	P00–P03 I/O control register		
114011		D	W		IOC01	0	Output	Input	100–103 I/O control register		
		K/	vv		IOC00	0	Output	Input			
	PUL03	PUL02	PUL01	PUL00	PUL03	1	On	Off			
FF41H	1 0200	1 0202	1 OLO1	1 0200	PUL02	1	On	Off	P00–P03 pull-up control register		
		R/	W		PUL01	1	On	Off			
					PUL00	1 _ *2	On	Off	_		
	P03	P02	P01	P00	P03 P02	- *2 - *2	High High	Low Low			
FF42H					P01	_ *2	High	Low	P00–P03 I/O port data		
		R/	W		P00	_ *2	High	Low			
					IOC13	0	Output	Input	P13 I/O control register		
									functions as a general-purpose register when SIF (slave) is selected		
	IOC13	IOC12	2 IOC11	1 IOC10	IOC12	0	Output	Input	P12 I/O control register (EISF=0)		
							•		functions as a general-purpose register when SIF is selected		
FF44H					IOC11	0	Output	Input	P11 I/O control register (EISF=0)		
		D.***							functions as a general-purpose register when SIF is selected		
	R/W		K/VV		R/W		IOC10	0	Output	Input	P10 I/O control register (EISF=0)
									functions as a general-purpose register when SIF is selected		
					PUL13	1	On	Off	P13 pull-up control register		
	PUL13	PUL12	PUL11	PUL10	D. II 40	_		0"	functions as a general-purpose register when SIF (slave) is selected		
	FOLIS FOLIZ FOLII		PULIU	PUL12	1	On	Off	P12 pull-up control register (EISF=0)			
									functions as a general-purpose register when SIF (master) is selected		
FF45H					PUL11	1	On	Off	SCLK (I) pull-up control register when SIF (slave) is selected		
					PULII	'	OII	Oii	P11 pull-up control register (EISF=0) functions as a general-purpose register when SIF is selected		
		R/	W		PUL10	1	On	Off	P10 pull-up control register (EISF=0)		
					I OLIO		OII	011	SIN pull-up control register when SIF is selected		
					P13	_ *2	High	Low	P13 I/O port data		
							3		functions as a general-purpose register when SIF (slave) is selected		
	P13	P12	P11	P10	P12	_ *2	High	Low	P12 I/O port data (EISF=0)		
EE 4011									functions as a general-purpose register when SIF is selected		
FF46H					P11	- *2	High	Low	P11 I/O port data (EISF=0)		
		R/W						functions as a general-purpose register when SIF is selected			
		IV.	vv		P10	_ *2	High	Low	P10 I/O port data (EISF=0)		
						_			functions as a general-purpose register when SIF is selected		
	IOC23	IOC22	IOC21	IOC20	10C23	0	Output	Input			
FF48H					IOC22 IOC21	0	Output	Input	P20-P23 I/O control register		
		R/	W		10C21	0	Output Output	Input Input			
					PUL23	1	On	Off	7		
	PUL23	PUL22	PUL21	PUL20	PUL22	1	On	Off			
FF49H			ı	1	PUL21	1	On	Off	P20–P23 pull-up control register		
		R/	W		PUL20	1	On	Off			
	D.C.	D.C	DC:	D.C.	P23	- *2	High	Low			
,	P23	P22	P21	P20	P22	_ *2	High	Low	P20 P22 I/O port data		
FF4AH					P21	_ *2	High	Low	P20–P23 I/O port data		
					P20	- *2	High	Low			
					0 *3	_ *2			Unused		
	0	0	SCTRG	ESIF	0 *3	_ *2			Unused		
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)		
	R R/			W	FCIF		Run	Stop	Serial I/F clock status (reading)		
					ESIF	0	SIF	I/O	Serial I/F enable (P1 port function selection)		

^{*1} Initial value at initial reset

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

ESIF: Serial interface enable register (FF70H•D0)

Selects function for P10–P13.

When "1" is written: Serial interface input/output port

When "0" is written: I/O port Reading: Valid

When using the serial interface, write "1" to this register and when P10–P13 are used as the I/O port, write "0". The configuration of the terminals within P10–P13 that are used for the serial interface is decided by the mode selected with the SCS1 and SCS0 registers (see Section 4.12).

In the slave mode, all the P10–P13 ports are set to the serial interface input/output port. In the master mode, P10–P12 are set to the serial interface input/output port and P13 can be used as the I/O port. At initial reset, this register is set to "0".

P00-P03: P0 I/O port data register (FF42H) P10-P13: P1 I/O port data register (FF46H) P20-P23: P2 I/O port data register (FF4AH)

I/O port data can be read and output data can be set through these registers.

• When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (VSS).

Port data can be written also in the input mode.

• When reading data

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (Vss) the data is "0".

When "with pull-up resistor" has been selected with the mask option and the PUL register is set to "1", the built-in pull-up resister goes ON during input mode, so that the I/O port terminal is pulled up.

The data registers of the ports (P10–P12 or P10–P13) that are set as input/output for the serial interface can be used as general purpose registers that do not affect the input/output.

Note: When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k Ω

IOC00-IOC03: P0 port I/O control register (FF40H) IOC10-IOC13: P1 port I/O control register (FF44H) IOC20-IOC23: P2 port I/O control register (FF48H)

The input and output modes of the I/O ports are set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input and output modes of the I/O ports are set in 1-bit unit.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these registers are all set to "0", so the I/O ports are in the input mode.

The I/O control registers of the ports (P10–P12 or P10–P13) that are set as input/output for the serial interface can be used as general purpose registers that do not affect the input/output.

PUL00-PUL03: P0 port pull-up control register (FF41H)
PUL10-PUL13: P1 port pull-up control register (FF45H)
PUL20-PUL23: P2 port pull-up control register (FF49H)
The pull-up during the input mode are set with these registers.

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

The built-in pull-up resistor which is turned ON during input mode is set to enable in 1-bit units. (The pull-up resistor is included into the ports selected by the mask option.)

By writing "1" to the pull-up control register, the corresponding I/O ports are pulled up (during input mode), while writing "0" turns the pull-up function OFF.

At initial reset, these registers are all set to "1", so the pull-up function is set to ON.

The pull-up control registers of the ports in which the pull-up resistor is not included become the general purpose register. The registers of the ports that are set as input/output for the serial interface can also be used as general purpose registers that do not affect the pull-up control.

The pull-up control registers of the port that are set as input for the serial interface function the same as the I/O port.

4.7.6 Programming note

When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic \square capacitance ? pF R: pull-up resistance 300 k Ω

4.8 LCD Driver (COM0-COM3, SEG0-SEG59)

4.8.1 Configuration of LCD driver

The E0C63B07 has 4 common terminals (COM00–COM03/COM10–COM13) and 60 segment terminals (SEG0–SEG59), so that it can drive an LCD with a maximum of $240 (60 \times 4)$ segments.

The driving method is 1/4 duty, 1/3 duty or 1/2 duty dynamic drive with four voltages (1/3 bias), Vss, VC1, VC2 and VC3. It is also possible to set static drive. The drive duty and static drive can be selected by software. In addition, drive waveform with three voltages (1/2 bias) of Vss, VC1 = VC2 and VC3 can be selected by mask option.

The E0C63B07 has two common terminal systems (COM00–COM03 and COM10–COM13). Since both the terminal systems output the same signals (COM00–COM10, ...COM03–COM13), use one that is convenient for the pattern layout.

4.8.2 Power supply for LCD driving

The LCD drive voltage VC1 is generated by the LCD system regulated voltage circuit, and VC2 and VC3 are generated by boosting the VC1 voltage with the LCD system voltage booster circuit.

To generate VC1 when the supply voltage VDD is 1.25 V or less, it is necessary to drive the LCD system voltage circuit in the doubler mode. When the supply voltage VDD is 2.6 V or more, it is possible to drive in the halver mode.

Refer to Section 4.2, "Setting of Power Supply and Operating Mode", for setting operating modes such as the doubler mode.

The LCD system voltage circuit that generates VC1–VC3 is turned ON and OFF by the LCD power control register LPWR.

By setting LPWR to "1", the LCD system voltage circuit generates VC1-VC3. When LPWR is set to "0", VC1-VC3 becomes Vss level. In this case, all outputs from the COM terminals and SEG terminals go to Vss level

To display the LCD, the LCD drive power must be ON by previously setting LPWR to "1". SEG output ports that are set for DC output by the mask option operate same as the output (R) port regardless of the power ON/OFF control.

4.8.3 Control of LCD display and drive waveform

(1) Display ON/OFF control

The E0C63B07 incorporates the ALON and ALOFF registers to blink display. When "1" is written to ALON, all the segments go ON, and when "1" is written to ALOFF, all the segments go OFF. At such a time, an ON waveform or an OFF waveform is output from SEG terminals. When "0" is written to these registers, normal display is performed. Furthermore, when "1" is written to both of the ALON and ALOFF, ALON (all ON) has priority over the ALOFF (all OFF). At initial reset, both the registers are set to "0" (normal display). However, the LCD power is OFF at initial reset, so the display is actually performed when the LCD power is turned ON (LPWR = "1").

(2) Setting of drive duty

In the E0C63B07, the drive duty can be set to 1/4, 1/3 or 1/2 by the software. This setting is done using the LDUTY1 and LDUTY0 registers as shown in Table 4.8.3.1.

LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number	Frame frequency *
1	*	1/2	COM00 (10), COM01 (11)	120 (60 × 2)	32 Hz
0	1	1/3	COM00 (10)–COM02 (12)	$180 (60 \times 3)$	42.7 Hz
0	0	1/4	COM00 (10)-COM03 (13)	240 (60 × 4)	32 Hz

Table 4.8.3.1 LCD drive duty setting

* When fosc1 = 32.768 kHz

Figures 4.8.3.1 to 4.8.3.6 show the dynamic drive waveform according to the drive bias and duty.




Fig. 4.8.3.1 Dynamic drive waveform for 1/4 duty (1/3 bias)




Fig. 4.8.3.2 Dynamic drive waveform for 1/3 duty (1/3 bias)




Fig. 4.8.3.3 Dynamic drive waveform for 1/2 duty (1/3 bias)




Fig. 4.8.3.4 Dynamic drive waveform for 1/4 duty (1/2 bias)




Fig. 4.8.3.5 Dynamic drive waveform for 1/3 duty (1/2 bias)




Fig. 4.8.3.6 Dynamic drive waveform for 1/2 duty (1/2 bias)

(3) Static drive

The E0C63B07 provides software setting of the LCD static drive.

To set in static drive, write "1" to the common output signal control register STCD. Then, by writing "1" to any one of COM0 to COM3 (display memory) corresponding to the SEG terminal, the SEG terminal outputs a static ON waveform. When all the COM0 to COM3 bits are set to "0", the SEG terminal outputs a dynamic OFF waveform.

Figures 4.8.3.7 and 4.8.3.8 show the static drive waveform for 1/3 bias and 1/2 bias.




Fig. 4.8.3.7 Static drive waveform (1/3 bias)




Fig. 4.8.3.8 Static drive waveform (1/2 bias)

4.8.4 Mask option

(1) Segment allocation

Up to 240 bits of the display memory can be selected from the data memory addresses F000H to F03FH.

The LCD driver has a segment decoder built-in, and the data bit (D0-D3) of the optional address in the display memory area (F000H-F03FH) can be allocated to the optional segment. This makes design easy by increasing the degree of freedom with which the liquid crystal panel can be designed.

The allocated segment displays when the bit for the display memory is set to "1", and goes out when bit is set to "0".

Figure 4.8.4.1 shows an example of the relationship between the LCD segments (on the panel) and the display memory for the case of 1/3 duty.

Address		Da	ata				Common 0	Common 1	Common 2
Address	D3	D2	D1	D0		SEG10	F00A, D0	F00B, D1	F00B, D0
F00AH	d	С	b	a	1		(a)	(f)	(e)
F00BH	р	g	f	e		SEG11	F00A, D1	F00B, D2	F00A, D3
F00CH	d'	c'	b'	a'		SEG12	(b)	(g)	(d)
F00DH	p'	g'	f'	e'	-	SEGIZ	F00D, D1 (f')	F00A, D2 (c)	F00B, D3 (p)
. 002	_				J			ess allocation	(P)
	Display	memory a	iiiocalion				Pin addi	ess anocation	
							a	a'	11158
						f _	b	f'	b'
							g	g <u>'</u>	
						e L	_ c	e'	c'
								<u> </u>	
						/	d	pd	;;;;;, ;, b
						SEG10	SEG11 SEG	G12	
						Con	nmon 0	Common 1	Common 2

Fig. 4.8.4.1 Segment allocation

At initial reset, the contents of the display memory are undefined, therefore it is necessary to initialize by software. Since the display memory permits reading and writing, the addresses/bits that are not used on the LCD display can be used as general-purpose registers.

(2) Output specification

- ① The segment terminals (SEG0–SEG59) can be selected with the mask option in pairs* for either segment signal output or DC output (VDD and VSS binary output).

 When DC output is selected, the data corresponding to COM0 of each segment terminal is output.
- ② When DC output is selected, either complementary output or N-channel open drain output can be selected for each terminal with the mask option.
 - * The terminal pairs are combination of $SEG2 \times n$ and $SEG2 \times n + 1$ (where n is an integer from 0 to 29).

(3) LCD drive bias

The LCD drive method can be selected from a 1/3 bias drive (Vss, Vc1, Vc2, Vc3) or a 1/2 bias drive (Vss, Vc1 = Vc2, Vc3).

4.8.5 I/O memory of LCD driver

Table 4.8.5.1 shows the I/O addresses and the control bits for the LCD driver. Figure 4.8.5.1 shows the display memory map.

Table 4.8.5.1 Control bits of LCD driver

Address	Register							Commont			
Address	D3	D2	D1	D0	Name In		1	0	Comment		
	LDUTY1 LDUTY0 VCCHG I		LDWD	LDUTY1	0			$\ \ \ \ \ \ \ \ \ \ \ \ \ $			
	LDUIYI	LDUTYU	VCCHG	LPWR	LDUTY0	0			switch Duty 1/4 1/3 1/2		
FF60H				VCCHG	0			General-purpose register (reserved register)			
		R/	W		LPWR	0	On	Off	LCD power On/Off		
		AL OFF	AL ON	CTOD	0 *3	_ *2			Unused		
FE0411	0	ALOFF	ALON	ALON STCD	ALOFF	1	All Off	Normal	LCD all OFF control		
FF61H	5 504			ALON	0	All On	Normal	LCD all ON control			
	R	R/W			STCD	0	Static	Dynamic	Common output signal control		

^{*1} Initial value at initial reset

^{*3} Constantly "0" when being read

Low Base address	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
F000																
F010	Display memory (240 bits) R/W * Up to 240 bits can be allocated within the 256-bit area.															
F020																
F030	* Op to 240 bits can be allocated within the 250-bit area.															

Note) Addresses/bits that are not used for LCD display can be used as general-purpose registers.

Fig. 4.8.5.1 Display memory map

LPWR: LCD power control (ON/OFF) register (FF60H•D0)

Turns the LCD system voltage circuit ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

When "1" is written to the LPWR register, the LCD system voltage circuit goes ON and generates the LCD drive voltage. When "0" is written, all the LCD drive voltages go to Vss level.

It takes about 100 msec for the LCD drive voltage to stabilize after starting up the LCD system voltage circuit by writing "1" to the LPWR register.

This control does not affect to SEG terminals that have been set for DC output.

At initial reset, this register is set to "0".

LDUTY0, LDUTY1: LCD drive duty switching register (FF60H•D2, D3)

Selects the LCD drive duty.

Table 4.8.5.2 Drive duty setting

LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number	Frame frequency *
1	*	1/2	COM00 (10), COM01 (11)	120 (60 × 2)	32 Hz
0	1	1/3	COM00 (10)–COM02 (12)	$180 (60 \times 3)$	42.7 Hz
0	0	1/4	COM00 (10)-COM03 (13)	240 (60 × 4)	32 Hz

* When fosc1 = 32.768 kHz

At initial reset, this register is set to "0".

^{*2} Not set in the circuit

STCD: Common output signal control register (FF61H•D0)

Switches the LCD driving method.

When "1" is written: Static drive When "0" is written: Dynamic drive

Reading: Valid

By writing "1" to STCD, static drive is selected, and dynamic drive is selected when "0" is written. At initial reset, this register is set to "0".

ALON: LCD all ON control register (FF61H•D1)

Displays the all LCD segments ON.

When "1" is written: All LCD segments displayed

When "0" is written: Normal display

Reading: Valid

By writing "1" to the ALON register, all the LCD segments goes ON, and when "0" is written, it returns to normal display.

This function outputs an ON waveform to the SEG terminals, and segments not affect the content of the display memory.

ALON has priority over ALOFF.

At initial reset, this register is set to "0".

ALOFF: LCD all OFF control register (FF61H•D2)

Fade outs the all LCD segments.

When "1" is written: All LCD segments fade out

When "0" is written: Normal display

Reading: Valid

By writing "1" to the ALOFF register, all the LCD segments goes OFF, and when "0" is written, it returns to normal display.

This function outputs an OFF waveform to the SEG terminals, and does not affect the content of the display memory.

At initial reset, this register is set to "0".

Display memory (F000H-F03FH)

The LCD segments are lit or turned off depending on this data.

When "1" is written: Lit When "0" is written: Not lit Reading: Invalid

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be lit or put out.

At initial reset, the contents of the display memory are undefined, therefore it is necessary to initialize by software. Since the display memory permits reading and writing, the addresses/bits that are not used on the LCD display can be used as general-purpose registers.

4.8.6 Programming notes

- (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) 100 msec or more time is necessary for stabilizing the LCD drive voltages VC1, VC2 and VC3 after setting the LCD power control register LPWR to "1". Be careful of the segment-on right after the power is turned on.

4.9 Clock Timer

4.9.1 Configuration of clock timer

The E0C63B07 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, f0SC1 divided clock output from the prescaler. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software. Figure 4.9.1.1 is the block diagram for the clock timer.




Fig. 4.9.1.1 Block diagram for the clock timer

Ordinarily, this clock timer is used for all types of timing functions such as clocks. The clock timer uses the clock output from the prescaler. For this reason, the prescaler must be set correctly according to the frequency (32.768 kHz/76.8 kHz/153.6 kHz) of the crystal oscillator used for OSC1 oscillation (see Section 4.4, "Oscillation Circuit").

4.9.2 Data reading and hold function

The 8 bits timer data are allocated to the address FF79H and FF7AH.

Since the clock timer data has been allocated to two addresses, a carry is generated from the low-order data within the count (TM0–TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz). When this carry is generated between the reading of the low-order data and the high-order data, a content combining the two does not become the correct value (the low-order data is read as FFH and the high-order data becomes the value that is counted up 1 from that point).

The high-order data hold function in the E0C63B07 is designed to operate to avoid this. This function temporarily stops the counting up of the high-order data (by carry from the low-order data) at the point where the low-order data has been read and consequently the time during which the high-order data is held is the shorter of the two indicated here following.

1. Period until it reads the high-order data.

```
2. 0.48-1.5 \text{ msec} * (fosc1 = 32.768 \text{ kHz})
 0.41-1.25 \text{ msec} * (fosc1 = 76.8 \text{ kHz or } 153.6 \text{ kHz}) * Varies due to the read timing}
```

Note: Since the low-order data is not held when the high-order data has previously been read, the low-order data should be read first.

4.9.3 Interrupt function

The clock timer can cause interrupts at the falling edge of 16 Hz, 8 Hz, 2 Hz and 1 Hz signals. Software can set whether to mask any of these frequencies.

Figure 4.9.3.1 is the timing chart of the clock timer.

Address	Bit	frequency		Clock timer timing chart																		
	D0 128 Hz																					
FF7011	D1	64 Hz			M	M		W	W			M		W	W	M	MM	M	M	MM		
FF79H D2 32 Hz																						
	D3	16 Hz																				
	D0	8 Hz																				
	D1	4 Hz																		」		
FF7AH	D2	2 Hz																				
	D3	1 Hz																				
16	16 Hz interrupt request				↑	1	↑	↑	↑	↑	1	1										
8		↑		↑		↑		↑		↑		↑		↑		↑		1				
2	Hz inter								↑								↑					
1	Hz inter	rupt request																↑				

Fig. 4.9.3.1 Timing chart of clock timer

As shown in Figure 4.9.3.1, interrupt is generated at the falling edge of the frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT0, IT1, IT2, IT3) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT0, EIT1, EIT2, EIT3). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

4.9.4 I/O memory of clock timer

Table 4.9.4.1 shows the I/O addresses and the control bits for the clock timer.

Table 4.9.4.1 Control bits of clock timer

Address	Register								Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	TMDCT	TMDUN	0 *3	- *2			Unused
FEZOLI	0	0	TMRST	TMRUN	0 *3	_ *2			Unused
FF78H			147	DAM	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)
	F	(W	R/W	TMRUN	0	Run	Stop	Clock timer Run/Stop
	T1.40	T1.40	T144	T140	TM3	0			Clock timer data (16 Hz)
FF7011	TM3	TM2	TM1	TM0	TM2	0			Clock timer data (32 Hz)
FF79H		R			TM1	0			Clock timer data (64 Hz)
			Κ		TM0	0			Clock timer data (128 Hz)
	T1.47	TN4/	TME	TM4	TM7	0			Clock timer data (1 Hz)
FF7AH	TM7	TM6	TM5		TM6	0			Clock timer data (2 Hz)
FFTAN		F	1		TM5	0			Clock timer data (4 Hz)
		ŀ	Κ		TM4	0			Clock timer data (8 Hz)
	EIT3	EIT2	EIT1	EIT0	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFE6H	EII3	EIIZ	EIII	EIIU	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
FFEOR			14/		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
		R/	W		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)
	IT3	IT2	IT1	IT0	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H	113	112	1111		IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
FFFOR		D	14/		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
	R/W				IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 16 Hz)

^{*1} Initial value at initial reset

TM0-TM7: Timer data (FF79H, FF7AH)

The 128–1 Hz timer data of the clock timer can be read out with these registers. These eight bits are read only, and writing operations are invalid.

By reading the low-order data (FF79H), the high-order data (FF7AH) is held until reading or during the following time (one of shorter of them).

0.48-1.5 msec (fosc1 = 32.768 kHz)

0.41-1.25 msec (fosc1 = 76.8 kHz or 153.6 kHz)

At initial reset, the timer data is initialized to "00H".

TMRST: Clock timer reset (FF78H•D1)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. When the clock timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at reading.

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

TMRUN: Clock timer RUN/STOP control register (FF78H•D0)

Controls RUN/STOP of the clock timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The clock timer enters the RUN status when "1" is written to the TMRUN register, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

At initial reset, this register is set to "0".

EIT0: 16 Hz interrupt mask register (FFE6H•D0) EIT1: 8 Hz interrupt mask register (FFE6H•D1) EIT2: 2 Hz interrupt mask register (FFE6H•D2) EIT3: 1 Hz interrupt mask register (FFE6H•D3)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT0, EIT1, EIT2, EIT3) are used to select whether to mask the interrupt to the separate frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz).

At initial reset, these registers are set to "0".

ITO: 16 Hz interrupt factor flag (FFF6H•D0)
IT1: 8 Hz interrupt factor flag (FFF6H•D1)
IT2: 2 Hz interrupt factor flag (FFF6H•D2)
IT3: 1 Hz interrupt factor flag (FFF6H•D3)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags (IT0, IT1, IT2, IT3) correspond to the clock timer interrupts of the respective frequencies (16 Hz, 8 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.9.5 Programming notes

- (1) To operate the clock timer correctly, the prescaler must be set to suit the crystal oscillator used for the OSC1 oscillation circuit.
- (2) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.10 Stopwatch Timer

4.10.1 Configuration of stopwatch timer

The E0C63B07 has 1/100 sec unit and 1/10 sec unit stopwatch timer built-in. The stopwatch timer is configured with a 2 levels 4-bit BCD counter which has an input clock approximating 100 Hz signal (signal divided from OSC1 to the closest 100 Hz) and data can be read in units of 4 bits by software. Figure 4.10.1.1 shows the configuration of the stopwatch timer.




Fig. 4.10.1.1 Configuration of stopwatch timer

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

The stopwatch timer uses the clock output from the prescaler. For this reason, the prescaler must be set correctly according to the frequency (32.768 kHz/76.8 kHz/153.6 kHz) of the crystal oscillator used for OSC1 oscillation (see Section 4.4, "Oscillation Circuit").

4.10.2 Count-up pattern

The stopwatch timer is configured of 4-bit BCD counters SWD0–SWD3 and SWD4–SWD7.

The counter SWD0–SWD3, at the stage preceding the stopwatch timer, has an approximated $100 \, \text{Hz}$ signal for the input clock. It counts up every $1/100 \, \text{sec}$, and generates an approximated $10 \, \text{Hz}$ signal. The counter SWD4–SWD7 has an approximated $10 \, \text{Hz}$ signal generated by the counter SWD0–SWD3 for the input clock. In count-up every $1/10 \, \text{sec}$, and generated $1 \, \text{Hz}$ signal.

Figure 4.10.2.1 shows the count-up pattern of the stopwatch timer.




Fig. 4.10.2.1 Count-up pattern of stopwatch timer

SWD0–SWD3 generates an approximated 10 Hz signal from the basic 256 Hz signal (output from the prescaler). The count-up intervals are 2/256 sec and 3/256 sec, so that finally two patterns are generated: 25/256 sec and 26/256 sec intervals. Consequently, these patterns do not amount to an accurate 1/100 sec.

SWD4–SWD7 counts the approximated 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4:6, to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

4.10.3 Interrupt function

The stopwatch timers SWD0–SWD3 and SWD4–SWD7, through their respective overflows, can generate 10 Hz (approximate 10 Hz) and 1 Hz interrupts.

Figure 4.10.3.1 shows the timing chart for the stopwatch timer.




Fig. 4.10.3.1 Timing chart for stopwatch timer

The stopwatch interrupts are generated by the overflow of their respective counters SWD0–SWD3 and SWD4–SWD7 (changing "9" to "0"). At this time, the corresponding interrupt factor flags (ISW10 and ISW1) are set to "1".

The respective interrupts can be masked separately using the interrupt mask registers (EISW10 and EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

4.10.4 I/O memory of stopwatch timer

Table 4.10.4.1 shows the I/O addresses and the control bits for the stopwatch timer.

Table 4.10.4.1 Control bits of stopwatch timer

A -1-1	Register							O-mark.				
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
	0	0	CWDCT	CMDIIN	0 *3	- *2			Unused			
FF7CH	0	0	SWRST	SWRUN	0 *3	_ *2			Unused			
FF/CH			10/	DM	SWRST*3	Reset	Reset	Invalid	Stopwatch timer reset (writing)			
	F	τ	W	R/W	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop			
	SWD3	SWD2	SWD1	CMD0	SWD3	0						
FF7DH	20003	3WD2	SWDT	SWD0	SWD2	0			Stopwatch timer data			
FF/DH			3		SWD1	0			BCD (1/100 sec)			
			·		SWD0	0						
	SWD7	SWD6	SWD5	SWD4	SWD7	0						
FF7EH	3007	3000	3000	3004	SWD6	0			Stopwatch timer data			
117211			3		SWD5	0			BCD (1/10 sec)			
			`		SWD4	0						
	0	0	EISW1	EISW10	0 *3	- *2			Unused			
FFE7H	U	U	LISWI	LISWIO	0 *3	_ *2			Unused			
' ' ' ' ' ' '		R R/W			EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)			
		R			EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)			
	0	0	ISW1	ISW10	0 *3	_ *2	(R)	(R)	Unused			
FFF7H	0	U	134/1		0 *3 ISW1	_ *2	Yes	No	Unused			
' ' ' ' ' ' '		R		R/W		0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)			
						0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)			

^{*1} Initial value at initial reset

SWD0-SWD7: Stopwatch timer data (FF7DH, FF7EH)

The 1/100 sec and the 1/10 sec data (BCD) can be read from SWD0–SWD3 and SWD4–SWD7, respectively. These eight bits are read only, and writing operations are invalid.

At initial reset, the timer data is initialized to "00H".

SWRST: Stopwatch timer reset (FF7CH•D1)

When "1" is written: Stopwatch timer reset

When "0" is written: No operation Reading: Always "0"

The stopwatch timer is reset by writing "1" to SWRST. All timer data is set to "0". When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to SWRST.

This bit is write-only, and so is always "0" at reading.

SWRUN: Stopwatch timer RUN/STOP control register (FF7CH•D0)

Controls RUN/STOP of the stopwatch timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The stopwatch timer enters the RUN status when "1" is written to the SWRUN register, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

When data of the counter is read at run mode, proper reading may not be obtained due to the carry from low-order digits (SWD0–SWD3) into high-order digits (SWD4–SWD7) (i.e., in case SWD0–SWD3 and SWD4–SWD7 reading span the timing of the carry). To avoid this occurrence, perform the reading after suspending the counter once and then set the SWRUN to "1" again.

Moreover, it is required that the suspension period not exceed 976 μ sec (1/4 cycle of 256 Hz). At initial reset, this register is set to "0".

EISW10: 10Hz interrupt mask register (FFE7H•D0) EISW1: 1Hz interrupt mask register (FFE7H•D1)

These registers are used to select whether to mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EISW10, EISW1) are used to select whether to mask the interrupt to the separate frequencies (10 Hz, 1 Hz).

At initial reset, these registers are set to "0".

ISW10: 10 Hz interrupt factor flag (FFF7H•D0) ISW1: 1 Hz interrupt factor flag (FFF7H•D1)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags ISW10 and ISW1 correspond to 10 Hz and 1 Hz stopwatch timer interrupts, respectively. The software can judge from these flags whether there is a stopwatch timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the overflow of the corresponding counters.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.10.5 Programming notes

- (1) To operate the stopwatch timer correctly, the prescaler must be set to suit the crystal oscillator used for the OSC1 oscillation circuit.
- (2) When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 µsec (1/4 cycle of 256 Hz).
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.11 Programmable Timer

4.11.1 Configuration of programmable timer

The E0C63B07 has two 8-bit programmable timer systems (timer 0 and timer 1) built-in. Timer 0 and timer 1 are composed of 8-bit presettable down counters and they can be used as 8-bit \times 2 channel programmable timers. Timer 0 also has an event counter function using the K13 input port terminal.

Figure 4.11.1.1 shows the configuration of the programmable timer.

The programmable timer is designed to count down from the initial value set in the counter with software. An underflow according to the initial value occurs by counting down and is used for the following functions:

- Presetting the initial value to the counter to generate the periodical underflow signal
- · Generating an interrupt
- Generating a TOUT signal output from the R02 output port terminal
- Generating the synchronous clock source for the serial interface (timer 1 underflow is used, and it is possible to set the transfer rate)




Fig. 4.11.1.1 Configuration of programmable timer

4.11.2 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00–RLD07 (timer 0) and RLD10–RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The registers PTRUN0 (timer 0) and PTRUN1 (timer 1) are provided to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.




Fig. 4.11.2.1 Basic operation timing of down counter

4.11.3 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

(1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. Timer 0 can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", timer 0 operates in the timer mode.

Timer 1 operates only in the timer mode.

At initial reset, this mode is set.

Refer to Section 4.11.2, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

(2) Event counter mode

The timer 0 has an event counter function that counts an external clock input to the input port K13. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT. The timer 1 operates only in the timer mode, and cannot be used as an event counter.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.11.3.1.




Fig. 4.11.3.1 Timing chart in event counter mode

The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K13 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec or more to count reliably. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) Figure 4.11.3.2 shows the count down timing with noise rejecter.




Fig. 4.11.3.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K13 input as the clock.

Refer to Section 4.11.2, "Setting of initial value and counting down" for basic operation and control.

4.11.4 Setting of input clock in timer mode

Timer 0 and timer 1 each include a prescaler. The prescalers generate the input clock for each timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit.

The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software for timer 0 and timer 1 individually.

The set input clock is used for the count clock during operation in the timer mode. When the timer 0 is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

(1) Selection of source clock

Select the source clock input to each prescaler from either OSC1 or OSC3. This selection is done using the source clock selection registers CKSEL0 (timer 0) and CKSEL1 (timer 1); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of several msec to several 10 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.4, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

(2) Selection of prescaler division ratio

Select the division ratio for each prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPSC01 (timer 0) and PTPS10/PTPS11 (timer 1). Table 4.11.4.1 shows the correspondence between the setting value and the division ratio.

PTPS11	PTPS10	Prescaler division ratio
PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

Table 4.11.4.1 Selection of prescaler division ratio

By writing "1" to the register PTRUN0 (timer 0) or PTRUN1 (timer 1), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

4.11.5 Interrupt function

The programmable timer can generate an interrupt due to an underflow of the timer 0 and timer 1. See Figure 4.11.2.1 for the interrupt timing.

An underflow of timer 0 and timer 1 sets the corresponding interrupt factor flag IPT0 (timer 0) or IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT0 (timer 0) or EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

4.11.6 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of timer 0 or timer 1. The TOUT signal is generated by dividing the underflows in 1/2. It is possible to select which timer's underflow is to be used by the TOUT output channel selection register CHSEL. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. Figure 4.11.6.1 shows the TOUT signal waveform when the channel is changed.




Fig. 4.11.6.1 TOUT signal waveform at channel change

The TOUT signal can be output from the R02 output port terminal. Programmable clocks can be supplied to external devices.

Figure 4.11.6.2 shows the configuration of the output port R02.




Fig. 4.11.6.2 Configuration of R02

The output of a TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R02 output port terminal and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register. Figure 4.11.6.3 shows the output waveform of the TOUT signal.




Fig. 4.11.6.3 Output waveform of the TOUT signal

4.11.7 Transfer rate setting for serial interface

The signal that is made from underflows of timer 1 by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting timer 1 into RUN state (PTRUN = "1"). It is not necessary to control with the PTOUT register.




Fig. 4.11.7.1 Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

RLD1X = fosc / (2 * bps * division ratio of the prescaler) - 1 fosc: Oscillation frequency (OSC1/OSC3) bps: Transfer rate

(00H can be set to RLD1X)

4.11.8 I/O memory of programmable timer

Table 4.11.8.1 shows the I/O addresses and the control bits for the programmable timer.

Table 4.11.8.1 Control bits of programmable timer

	Register								
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0				0 *3	_ *2			Unused
FFC0H	U	EVCNT	FCSEL	PLPOL	EVCNT	0	Event ct.	Timer	Timer 0 counter mode selection
11 0011	R		R/W		FCSEL	0	With NR	No NR	Timer 0 function selection (for event counter mode)
				1	PLPOL	0		T:	Timer 0 pulse polarity selection (for event counter mode)
	CHSEL	PTOUT	CKSEL1	CKSEL0	CHSEL PTOUT	0	Timer1 On	Timer0 Off	TOUT output channel selection TOUT output control
FFC1H						0	OSC3	OSC1	Prescaler 1 source clock selection
	R/W CKSEL		CKSEL0	0	OSC3	OSC1	Prescaler 0 source clock selection		
					PTPS01	0			☐ Prescaler 0
	PTPS01	PTPS00	PTRST0	PTRUN0	PTPS00	0			division ratio Selection Division ratio 1/1 1/4 1/32 1/256
FFC2H	D/	W	w	R/W	PTRST0*3	_ *2	Reset	Invalid	Timer 0 reset (reload)
	K/	vv	VV	FC/VV	PTRUN0	0	Run	Stop	Timer 0 Run/Stop
	PTPS11	PTPS10	PTRST1	PTRUN1	PTPS11	0			Prescaler 1 [PTPS11, 10] 0 1 2 3
FFC3H					PTPS10	0 - *2	Donat	lavalid	selection Division ratio 1/1 1/4 1/32 1/236
	R/	W	w	R/W	PTRST1*3 PTRUN1	0	Reset Run	Invalid Stop	Timer 1 Pun/Stop
					RLD03	0	Kuii	Зюр	Timer 1 Run/Stop
	RLD03	RLD02	RLD01	RLD00	RLD02	0			
FFC4H				1	RLD01	0			Programmable timer 0 reload data (low-order 4 bits)
	R/W				RLD00	0			LSB
	DI DO7	DI DO4	RLD05	DI DO4	RLD07	0			☐ MSB
FFC5H	RLD07	RLD06	KLD05	RLD04	RLD06	0			Programmable timer 0 reload data (high-order 4 bits)
11 0311		R/	/// /		RLD05	0			
				ı	RLD04	0			LSB
	RLD13	RLD12	RLD11	RLD10	RLD13 RLD12	0			MSB
FFC6H				RLD12	0			Programmable timer 1 reload data (low-order 4 bits)	
		R/	W .		RLD10	0			LSB
	D. D. I	51.547	51545	51.544	RLD17	0			¬ MSB
FFC7H	RLD17	RLD16	RLD15	RLD14	RLD16	0			Programmable timer 1 reload data (high-order 4 bits)
110/11		R/	W		RLD15	0			
		10		ı	RLD14	0			LSB
	PTD03	PTD02	PTD01	PTD00	PTD03 PTD02	0			MSB
FFC8H					PTD02	0			Programmable timer 0 data (low-order 4 bits)
		F	3		PTD00	0			LSB
					PTD07	0			¬ MSB
EECOL	PTD07	PTD06	PTD05	PTD04	PTD06	0			Programmable timer 0 data (high-order 4 bits)
FFC9H			R		PTD05	0			
			`	1	PTD04	0			LSB
	PTD13	PTD12	PTD11	PTD10	PTD13	0			MSB
FFCAH			<u> </u>		PTD12 PTD11	0			Programmable timer 1 data (low-order 4 bits)
		F	3		PTD11	0			LSB
					PTD17	0			☐ MSB
FEOD!!	PTD17	PTD16	PTD15	PTD14	PTD16	0			
FFCBH			₹		PTD15	0			Programmable timer 1 data (high-order 4 bits)
		, I	`		PTD14	0			LSB
	0	0	EIPT1	EIPT0	0 *3	_ *2			Unused
FFE2H					0 *3 EIPT1	_ *2	Enable	Mack	Unused Interrupt mask register (Programmable timer 1)
	R R/W		W	EIPT0	0	Enable Enable	Mask Mask	Interrupt mask register (Programmable timer 1) Interrupt mask register (Programmable timer 0)	
					0 *3	- *2	(R)	(R)	Unused
	0	0	IPT1	IPT0	0 *3	- *2	Yes	No	Unused
FFF2H	_	`	_	Λ.Α.Ι	IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	F	ζ	R	W	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)

^{*1} Initial value at initial reset

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

CKSEL0: Prescaler 0 source clock selection register (FFC1H•D0) CKSEL1: Prescaler 1 source clock selection register (FFC1H•D1)

Selects the source clock of the prescaler.

When "1" is written: OSC3 clock When "0" is written: OSC1 clock Reading: Valid

The source clock for the prescaler is selected from OSC1 or OSC3. When "0" is written to the CKSEL0 register, the OSC1 clock is selected as the input clock for the prescaler 0 (for timer 0) and when "1" is written, the OSC3 clock is selected.

Same as above, the source clock for prescaler 1 is selected by the CKSEL1 register.

When the event counter mode is selected to timer 0, the setting of the CKSEL0 register becomes invalid. At initial reset, these registers are set to "0".

PTPS00, PTPS01: Timer 0 prescaler division ratio selection register (FFC2H•D2, D3) PTPS10, PTPS11: Timer 1 prescaler division ratio selection register (FFC3H•D2, D3)

Selects the division ratio of the prescaler.

Two bits of PSC00 and PSC01 are the prescaler division ratio selection register for timer 0, and two bits of PSC10 and PSC11 are for timer 1. The prescaler division ratios that can be set by these registers are shown in Table 4.11.8.2.

Table 4.11.8.2 Selection of prescaler division ratio

PTPS11	PTPS10	Describe division natio
PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

When the event counter mode is selected to timer 0, the setting of the PTPS00 and PTPS01 becomes invalid.

At initial reset, these registers are set to "0".

EVCNT: Timer 0 counter mode selection register (FFC0H•D2)

Selects a counter mode for timer 0.

When "1" is written: Event counter mode

When "0" is written: Timer mode

Reading: Valid

The counter mode for timer 0 is selected from either the event counter mode or timer mode. When "1" is written to the EVCNT register, the event counter mode is selected and when "0" is written, the timer mode is selected.

At initial reset, this register is set to "0".

FCSEL: Timer 0 function selection register (FFC0H•D1)

Selects whether the noise rejector of the clock input circuit will be used or not in the event counter mode.

When "1" is written: With noise rejecter When "0" is written: Without noise rejecter

Reading: Valid

When "1" is written to the FCSEL register, the noise rejecter is used and counting is done by an external clock (K13) with 0.98 msec or more pulse width. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) When "0" is written to the FCSEL register, the noise rejector is not used and the counting is done directly by an external clock input to the K13 input port terminal.

Setting of this register is effective only when timer 0 is used in the event counter mode.

At initial reset, this register is set to "0".

PLPOL: Timer 0 pulse polarity selection register (FFC0H•D0)

Selects the count pulse polarity in the event counter mode.

When "1" is written: Rising edge When "0" is written: Falling edge Reading: Valid

The count timing in the event counter mode (timer 0) is selected from either the falling edge of the external clock input to the K10 input port terminal or the rising edge. When "0" is written to the PLPOL register, the falling edge is selected and when "1" is written, the rising edge is selected. Setting of this register is effective only when timer 0 is used in the event counter mode.

At initial reset, this register is set to "0".

RLD00-RLD07: Timer 0 reload data register (FFC4H, FFC5H) RLD10-RLD17: Timer 1 reload data register (FFC6H, FFC7H)

Sets the initial value for the counter.

The reload data written in this register is loaded to the respective counters. The counter counts down using the data as the initial value for counting.

Reload data is loaded to the counter when the counter is reset by writing "1" to the PTRST0 or PTRST1 register, or when counter underflow occurs.

At initial reset, these registers are set to "00H".

PTD00-PTD07: Timer 0 counter data (FFC8H, FFC9H) PTD10-PTD17: Timer 1 counter data (FFCAH, FFCBH)

Count data in the programmable timer can be read from these latches.

The low-order 4 bits of the count data in timer 0 can be read from PTD00–PTD03, and the high-order data can be read from PTD04–PTD07. Similarly, for timer 1, the low-order 4 bits can be read from PTD10–PTD13, and the high-order data can be read from PTD14–PTD17.

Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

Since these latches are exclusively for reading, the writing operation is invalid.

At initial reset, these counter data are set to "00H".

PTRST0: Timer 0 reset (reload) (FFC2H•D1) PTRST1: Timer 1 reset (reload) (FFC3H•D1)

Resets the timer and presets reload data to the counter.

When "1" is written: Reset

When "0" is written: No operation Reading: Always "0"

By writing "1" to PTRST0, the reload data in the reload register PLD00–PLD07 is preset to the counter in timer 0. Similarly, the reload data in PLD10–PLD17 is preset to the counter in timer 1 by PTRST1. When the counter is preset in the RUN status, the counter restarts immediately after presetting. In the

case of STOP status, the reload data is preset to the counter and is maintained.

No operation results when "0" is written.

Since these bits are exclusively for writing, always set to "0" during reading.

PTRUN0: Timer 0 RUN/STOP control register (FFC2H•D0) PTRUN1: Timer 1 RUN/STOP control register (FFC3H•D0)

Controls the RUN/STOP of the counter.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The counter in timer 0 starts counting down by writing "1" to the PTRUN0 register and stops by writing "0".

In STOP status, the counter data is maintained until the counter is reset or is set in the next RUN status. When STOP status changes to RUN status, the data that has been maintained can be used for resuming the count

Same as above, the timer 1 counter is controlled by the PTRUN1 register.

At initial reset, these registers are set to "0".

CHSEL: TOUT output channel selection register (FFC1H•D3)

Selects the channel used for TOUT signal output.

When "1" is written: Timer 1 When "0" is written: Timer 0 Reading: Valid

This register selects which timer's underflow (timer 0 or timer 1) is used to generate a TOUT signal. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. At initial reset, this register is set to "0".

PTOUT: TOUT output control register (FFC1H•D2)

Turns TOUT signal output ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

PTOUT is the output control register for the TOUT signal. When "1" is written to the register, the TOUT signal is output from the output port terminal R02 and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

At initial reset, this register is set to "0".

EIPT0: Timer 0 interrupt mask register (FFE2H•D0) EIPT1: Timer 1 interrupt mask register (FFE2H•D1)

These registers are used to select whether to mask the programmable timer interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

Timer 0 and timer 1 interrupts can be masked individually by the interrupt mask registers EIPT0 (timer 0) and EIPT1 (timer 1).

At initial reset, these registers are set to "0".

IPT0: Timer 0 interrupt factor flag (FFF2H•D0) IPT1: Timer 1 interrupt factor flag (FFF2H•D1)

These flags indicate the status of the programmable timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IPT0 and IPT1 correspond to timer 0 and timer 1 interrupts, respectively. The software can judge from these flags whether there is a programmable timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the underflows of the corresponding counters. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.11.9 Programming notes

- (1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).
- (2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops.

Figure 4.11.9.1 shows the timing chart for the RUN/STOP control.




Fig. 4.11.9.1 Timing chart for RUN/STOP control

It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of several msec to several 10 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.4, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.
 - At initial reset, the OSC3 oscillation circuit is set in the OFF state.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.12 Serial Interface (SIN, SOUT, SCLK, SRDY)

4.12.1 Configuration of serial interface

The E0C63B07 has a synchronous clock type 8 bits serial interface built-in.

The configuration of the serial interface is shown in Figure 4.12.1.1.

The CPU, via the 8-bit shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8-bit shift register, it can convert parallel data to serial data and output it to the SOUT terminal. The synchronous clock for serial data input/output may be set by selecting by software any one of three types of master mode (internal clock mode: when the E0C63B07 is to be the master for serial input/output) and a type of slave mode (external clock mode: when the E0C63B07 is to be the slave for serial input/output).

Also, when the serial interface is used at slave mode, \overline{SRDY} signal which indicates whether or not the serial interface is available to transmit or receive can be output to the \overline{SRDY} terminal.




Fig. 4.12.1.1 Configuration of serial interface

The input/output ports of the serial interface are shared with the I/O ports P10–P13, and function of these ports can be selected through the software.

P10–P13 terminals and serial input/output correspondence are as follows:

Master mode	Slave mode
P10 = SIN(I)	P10 = SIN(I)
P11 = SOUT(O)	P11 = SOUT(O)
$P12 = \overline{SCLK} (O)$	$P12 = \overline{SCLK}$ (I)
P13 = I/O port (I/O)	$P13 = \overline{SRDY} (O)$

Note: At initial reset, P10-P13 are set to I/O ports.

When using the serial interface, switch the function (ESIF = "1") in the initial routine.

4.12.2 Mask option

(1) Terminal specification

Since the input/output terminals of the serial interface is shared with the I/O ports (P10–P13), the mask option that selects the output specification for the I/O port is also applied to the serial interface. Three types of specifications are available: complementary output, N-channel open drain (with pull-up) and N-channel open drain (without pull-up). Specification for 4 bits of P10–P13 port can be selected in mass. Select a terminal specification according to the master/slave mode setting.

When N-channel open drain (with pull-up) is selected, do not apply a voltage exceeding the power supply voltage to the port.

When N-channel open drain (without pull-up) is selected, a voltage within the ruled range (see Chapter 7, "Electrical Characteristics") can be applied to the port. However, take care that the floating status does not occur on the input terminal.

(2) Polarity of synchronous clock and ready signal

Polarity of the synchronous clock and the ready signal that is output in the slave mode can be selected from either positive polarity (high active, SCLK & SRDY) or negative polarity (low active, SCLK & SRDY).

When operating the serial interface in the slave mode, the synchronous clock is input from a external device. Be aware that the terminal specification is pull-up only and a pull-down resistor cannot be built in if positive polarity is selected.

In the following explanation, it is assumed that negative polarity (SCLK, SRDY) has been selected.

4.12.3 Master mode and slave mode of serial interface

The serial interface of the E0C63B07 has two types of operation mode: master mode and slave mode. The master mode uses an internal clock as the synchronous clock for the built-in shift register, and outputs this internal clock from the \overline{SCLK} (P12) terminal to control the external (slave side) serial device. In the slave mode, the synchronous clock output from the external (master side) serial device is input from the \overline{SCLK} (P12) terminal and it is used as the synchronous clock for the built-in shift register. The master mode and slave mode are selected by writing data to the SCS1 and SCS0 registers. When the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 4.12.3.1.

Table 4.12.3.1 Synchronous clock selection						
SCS1	SCS0	Mode	Synchronous clock			
1	1		OSC1			
1	0	Master mode	OSC1 /2			
0	1		Programmable timer			

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.11, "Programmable Timer" for the control of the programmable timer.

Slave mode

External clock

At initial reset, the slave mode (external clock mode) is selected.

0

Moreover, the synchronous clock, along with the input/output of the 8-bit serial data, is controlled as follows:

- In the master mode, after output of 8 clocks from the SCLK (P12) terminal, clock output is automatically suspended and the SCLK (P12) terminal is fixed at high level.
- In the slave mode, after input of 8 clocks to the SCLK (P12) terminal, subsequent clock inputs are masked.

A sample basic serial input/output portion connection is shown in Figure 4.12.3.1.




Fig. 4.12.3.1 Sample basic connection of serial input/output section

4.12.4 Data input/output and interrupt function

The serial interface of E0C63B07 can input/output data via the internal 8-bit shift register. The shift register operates by synchronizing with either the synchronous clock output from the \overline{SCLK} (P12) terminal (master mode), or the synchronous clock input to the \overline{SCLK} (P12) terminal (slave mode). The serial interface generates an interrupt on completion of the 8-bit serial data input/output. Detection of serial data input/output is done by counting of the synchronous clock \overline{SCLK} ; the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates an interrupt.

The serial data input/output procedure is explained below:

(1) Serial data output procedure and interrupt

The E0C63B07 serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to the data registers SD0–SD3 (FF72H) and SD4–SD7 (FF73H) and writing "1" to SCTRG bit (FF70H \bullet D1), it synchronizes with the synchronous clock and the serial data is output to the SOUT (P11) terminal. The synchronous clock used here is as follows: in the master mode, internal clock which is output to the \overline{SCLK} (P12) terminal while in the slave mode, external clock which is input from the \overline{SCLK} (P12) terminal.

Shift timing of serial data is as follows:

• When negative polarity is selected for the synchronous clock (mask option):

The serial data output to the SOUT (P11) terminal changes at the falling edge of the clock input or output from/to the \overline{SCLK} (P12) terminal. The data in the shift register is shifted at the falling edge of the \overline{SCLK} signal when the SCPS register (FF71H \bullet D2) is "1" and is shifted at the rising edge of the \overline{SCLK} signal when the SCPS register is "0".

• When positive polarity is selected for the synchronous clock (mask option):

The serial data output to the SOUT (P11) terminal changes at the rising edge of the clock input or output from/to the SCLK (P12) terminal. The data in the shift register is shifted at the rising edge of the SCLK signal when the SCPS register is "1" and is shifted at the falling edge of the SCLK signal when the SCPS register is "0".

When the output of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF (FFF3H•D0) is set to "1" and an interrupt occurs. Moreover, the interrupt can be masked by the interrupt mask register EISIF (FFE3H•D0). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after output of the 8-bit data.

(2) Serial data input procedure and interrupt

The E0C63B07 serial interface is capable of inputting serial data as parallel data, in units of 8 bits. The serial data is input from the SIN (P10) terminal, synchronizes with the synchronous clock, and is sequentially read in the 8-bit shift register. As in the above item (1), the synchronous clock used here is as follows: in the master mode, internal clock which is output to the \overline{SCLK} (P12) terminal while in the slave mode, external clock which is input from the \overline{SCLK} (P12) terminal. Shift timing of serial data is as follows:

• When negative polarity is selected for the synchronous clock (mask option):

The serial data is read into the built-in shift register at the falling edge of the \overline{SCLK} signal when the SCPS register is "1" and is read at the rising edge of the \overline{SCLK} signal when the SCPS register is "0". The shift register is sequentially shifted as the data is fetched.

• When positive polarity is selected for the synchronous clock (mask option):

The serial data is read into the built-in shift register at the rising edge of the SCLK signal when the SCPS register is "1" and is read at the falling edge of the SCLK signal when the SCPS register is "0". The shift register is sequentially shifted as the data is fetched.

When the input of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF is set to "1" and an interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIF. However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after input of the 8-bit data.

The data input in the shift register can be read from data registers SD0-SD7 by software.

(3) Serial data input/output permutation

The E0C63B07 allows the input/output permutation of serial data to be selected by the SDP register (FF71H•D3) as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.12.4.1. The SDP register should be set before setting data to SD0–SD7.



Fig. 4.12.4.1 Serial data input/output permutation

(4) SRDY signal

When the E0C63B07 serial interface is used in the slave mode (external clock mode), \overline{SRDY} signal is used to indicate whether the internal serial interface is available to transmit or receive data for the master side (external) serial device. \overline{SRDY} signal is output from the \overline{SRDY} (P13) terminal. Output timing of \overline{SRDY} signal is as follows:

• When negative polarity is selected (mask option):

SRDY signal goes "0" (low) when the E0C63B07 serial interface is available to transmit or receive data; normally, it is at "1" (high).

 $\overline{\text{SRDY}}$ signal changes from "1" to "0" immediately after "1" is written to SCTRG and returns from "0" to "1" when "0" is input to the $\overline{\text{SCLK}}$ (P12) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the $\overline{\text{SRDY}}$ signal returns to "1".

• When positive polarity is selected (mask option):

SRDY signal goes "1" (high) when the E0C63B07 serial interface is available to transmit or receive data; normally, it is at "0" (low).

SRDY signal changes from "0" to "1" immediately after "1" is written to SCTRG and returns from "1" to "0" when "1" is input to the SCLK (P12) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the SRDY signal returns to "0".

(5) Timing chart

The E0C63B07 serial interface timing charts are shown in Figures 4.12.4.2 and 4.12.4.3.




Fig. 4.12.4.2 Serial interface timing chart (when synchronous clock is negative polarity \overline{SCLK})




Fig. 4.12.4.3 Serial interface timing chart (when synchronous clock is positive polarity SCLK)

4.12.5 I/O memory of serial interface

Table 4.12.5.1 shows the I/O addresses and the control bits for the serial interface.

Table 4.12.5.1 Control bits of serial interface

Address		Reg	ister						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
					PUL13	1	On	Off	P13 pull-up control register		
									functions as a general-purpose register when SIF (slave) is selected		
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (EISF=0)		
									functions as a general-purpose register when SIF (master) is selected		
FF45H					l				SCLK (I) pull-up control register when SIF (slave) is selected		
	R/W			PUL11	1	On	Off	P11 pull-up control register (EISF=0)			
			w						functions as a general-purpose register when SIF is selected		
		IC/ VV			PUL10	1	On	Off	P10 pull-up control register (EISF=0)		
								SIN pull-up control register when SIF is selected			
					0 *3	- *2			Unused		
	0	0	SCTRG	ESIF	0 *3	_ *2			Unused		
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)		
	F	?	R/	W			Run	Stop	Serial I/F clock status (reading)		
					ESIF	0	SIF	I/O	Serial I/F enable (P1 port function selection)		
					SDP	0	MSB first	LSB first	Serial I/F data input/output permutation		
	SDP	SCPS	SCS1	SCS0	SCPS	0	_	_	Serial I/F clock phase selection		
FF71H					ļ		 	₫	-Negative polarity (mask option) Regitive polarity (mask option) [SCS1, 0] 0 1		
						_ _	\	Positive polarity (mask option) Clock Slave PT			
		R/	W		SCS1	0			Serial I/F		
					SCS0	0			clock mode selection Clock OSC1/2 OSC1		
	SD3	SD2	SD1	SD0	SD3	_ *2	High	Low	MSB		
FF72H					SD2	- *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)		
		R/	R/W		SD1	_ *2	High	Low			
					SD0	_ *2	High	Low	LSB		
	SD7	SD6	SD5	SD4	SD7	- *2	High	Low	MSB		
FF73H					SD6	_ *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)		
		R/	W		SD5 SD4	- *2 - *2	High High	Low Low	LSB		
					0 *3	- *2 - *2	High	LOW			
	0	0	0	EISIF	0 *3	- *2 - *2			Unused Unused		
FFE3H				0 *3	- *2 - *2			Unused			
		R		R/W	EISIF	0	Enable	Mask	Interrupt mask register (Serial I/F)		
					0 *3	_ *2	(R)	(R)	Unused		
	0	0	0	ISIF	0 *3	- *2 - *2	Yes	(R) No	Unused		
FFF3H			l		0 *3	- *2 - *2	(W)	(W)	Unused		
		R		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)		
					1311		Neset	irivaliu	interrupt ractor riag (Seriai 1/1')		

^{*1} Initial value at initial reset

ESIF: Serial interface enable register (P1 port function selection) (FF70H•D0)

Sets P10–P13 to the input/output port for the serial interface.

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

When "1" is written to the ESIF register, P10, P11, P12 and P13 function as SIN, SOUT, SCLK, SRDY, respectively.

In the slave mode, the P13 terminal functions as \overline{SRDY} output terminal, while in the master mode, it functions as the I/O port terminal.

At initial reset, this register is set to "0".

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

PUL10: SIN (P10) pull-up control register (FF45H•D0) PUL12: SCLK (P12) pull-up control register (FF45H•D2)

Sets the pull-up of the SIN terminal and the SCLK terminals (in the slave mode).

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

Sets the pull-up resistor built into the SIN (P10) and \overline{SCLK} (P12) terminals to ON or OFF. (Pull-up resistor is only built in the port selected by mask option.)

SCLK pull-up is effective only in the slave mode. In the master mode, the PUL12 register can be used as a general purpose register.

At initial reset, these registers are set to "1" and pull-up goes ON.

SCS1, SCS0: Clock mode selection register (FF71H•D0, D1)

Selects the synchronous clock (SCLK) for the serial interface.

Table 4.12.5.2 Synchronous clock selection

SCS1	SCS0	Mode	Synchronous clock
1	1		OSC1
1	0	Master mode	OSC1/2
0	1		Programmable timer
0	0	Slave mode	External clock

Synchronous clock (SCLK) is selected from among the above 4 types: 3 types of internal clock and external clock.

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.11, "Programmable Timer" for the control of the programmable timer.

At initial reset, external clock is selected.

SCPS: Clock phase selection register (FF71H•D2)

Selects the timing for reading in the serial data input from the SIN (P10) terminal.

• When negative polarity is selected:

When "1" is written: Falling edge of \overline{SCLK} When "0" is written: Rising edge of \overline{SCLK}

Reading: Valid

• When positive polarity is selected:

When "1" is written: Rising edge of SCLK When "0" is written: Falling edge of SCLK

Reading: Valid

Select whether the fetching for the serial input data to registers (SD0–SD7) at the rising edge or falling edge of the synchronous signal.

Pay attention to the polarity of the synchronous clock selected by the mask option because the selection content is different.

The input data fetch timing may be selected but output timing for output data is fixed at the falling edge of SCLK (when negative polarity is selected) or at the rising edge of SCLK (when positive polarity is selected).

At initial reset, this register is set to "0".

SDP: Data input/output permutation selection register (FF71H•D3)

Selects the serial data input/output permutation.

When "1" is written: MSB first When "0" is written: LSB first Reading: Valid

Select whether the data input/output permutation will be MSB first or LSB first.

At initial reset, this register is set to "0".

SCTRG: Clock trigger/status (FF70H•D1)

This is a trigger to start input/output of synchronous clock (SCLK).

• When writing

When "1" is written: Trigger When "0" is written: No operation

When this trigger is supplied to the serial interface activating circuit, the synchronous clock (SCLK) input/output is started.

As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning.

Moreover, when the synchronous clock \overline{SCLK} is external clock, start to input the external clock after the trigger.

· When reading

When "1" is read: RUN (during input/output the synchronous clock)

When "0" is read: STOP (the synchronous clock stops)

Writing: Invalid

When this bit is read, it indicates the status of serial interface clock.

After "1" is written to SCTRG, this value is latched till serial interface clock stops (8 clock counts). Therefore, if "1" is read, it indicates that the synchronous clock is in input/output operation.

When the synchronous clock input/output is completed, this latch is reset to "0".

At initial reset, this bit is set to "0".

SD0-SD3, SD4-SD7: Serial interface data register (FF72H, FF73H)

These registers are used for writing and reading serial data.

• When writing

When "1" is written: High level When "0" is written: Low level

Write data to be output in these registers. The register data is converted into serial data and output from the SOUT (P11) terminal; data bits set at "1" are output as high (VDD) level and data bits set at "0" are output as low (Vss) level.

• When reading

When "1" is read: High level When "0" is read: Low level

The serial data input from the SIN (P10) terminal can be read from these registers.

The serial data input from the SIN (P10) terminal is converted into parallel data, as a high (VDD) level bit into "1" and as a low (VSS) level bit into "0", and is loaded to these registers. Perform data reading only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).

At initial reset, these registers are undefined.

EISIF: Interrupt mask register (FFE3H•D0)

Masking the interrupt of the serial interface can be selected with this register.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

With this register, it is possible to select whether the serial interface interrupt is to be masked or not. At initial reset, this register is set to "0".

ISIF: Interrupt factor flag (FFF3H•D0)

This flag indicates the occurrence of serial interface interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

Writing: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt.

This flag is set to "1" after an 8-bit data input/output even if the interrupt is masked.

This flag is reset to "0" by writing "1" to it.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0".

4.12.6 Programming notes

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.
 Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous
- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.

clock SCLK is external clock, start to input the external clock after the trigger.

(4) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.13 Melody Generator

4.13.1 Configuration of melody generator

The E0C63B07 has a melody generator (equivalent to SVM7100) built-in.

The built-in melody ROM has a capacity of 495 words, and a maximum 16 melodies data can be written in it. An arbitrary melody can be selected to play among them with the software. The melodies can be played in the playing mode selected from 4 kinds of modes with the software.

Figure 4.13.1.1 shows the configuration of the melody generator.




Fig. 4.13.1.1 Configuration of melody generator

Melody signal is output from the MOUT terminal with a single tone square wave. This signal drives a piezo-buzzer through a transistor.

The melody generator can output the melody signal (same signal that is output from the MOUT terminal) to the gate array (custom block). Further, the gate array (custom block) can control play in the melody generator. Refer to Section 4.15.2, "CPU interface" for details.

4.13.2 Mask option

The following specifications of melody generator can be selected by the mask options.

(1) Melody output specification

Polarity of the melody signal output from the MOUT terminal can be selected as either positive polarity or negative polarity. Figure 4.13.2.1 shows each output circuit configuration and the output waveform.

When positive polarity is selected, the MOUT terminal goes low (Vss) level at the time of standby (during play stops). Select positive polarity when driving a piezo buzzer by connecting an NPN transistor externally. When negative polarity is selected, the MOUT terminal goes high (VDD) level at the time of standby. Select negative polarity when driving a piezo buzzer by connecting an PNP transistor externally.



Fig. 4.13.2.1 Configuration and output waveform of output circuit

(2) Change of melody during play

This mask option can select whether a change of melody is made possible during melody playing or not. The melody to be played can be selected from a maximum 16 pieces with the software. When "change of melody is possible" is selected with this mask option, it is possible to change melodies while playing another. When "change of melody is impossible" is selected, a melody cannot be changed while playing.

(3) Reference frequency

Frequency for reference of the scale can be selected as either 38.4 kHz (D4=300Hz) or 32.768 kHz (A4=440Hz). When 38.4 kHz is selected, the equal temperament scale based on D4 = 300 Hz is used. The scale selectable range in this case is from D4 to D7#. When 32.768 kHz is selected, the equal temperament scale based on A4 = 440 Hz is used. The scale selectable range in this case is from C4 to G6. Select 38.4 kHz when using a 76.8 kHz or 153.6 kHz crystal oscillator for the OSC1 oscillation circuit. Select 32.768 kHz when using a 32.768 kHz crystal oscillator.

4.13.3 Setting items of melody generator

(1) Source of reference signal

The melody generator uses the output clock of the OSC1 oscillation circuit as the source of reference signal for generating tempos and intervals. The OSC1 clock is divided by the frequency divider in the melody generator, and it becomes the reference signal. The OSC1 oscillation circuit supports three kinds of oscillation frequencies ($32.768\,\mathrm{kHz}$ / $76.8\,\mathrm{kHz}$ / $153.6\,\mathrm{kHz}$). Consequently, the division ratio of the frequency divider can be set. This setting is done with the CKS1 and CKS0 registers.

CKS1	CKS0	Signal source
1	*	153.6 kHz
0	1	76.8 kHz
0	0	32.768 kHz

Table 4.13.3.1 Setting of reference signal source

Set the CKS1 and CKS0 registers according to the OSC1 oscillation frequency. By setting this, the tempo of the melody becomes the same regardless of which of the 3 frequencies are used. When a frequency different from the OSC1 oscillation is selected, intervals and tempos of the melody deviate. Because it is set to 32.768 kHz at initial reset, re-set it properly when anything the crystal oscillator has been used.

(2) Melody selection

The melody to be played is selected with the software from a maximum 16 pieces written in the melody ROM. Melody selection is done by the MS3–MS0 registers.

MS3	MS2	MS1	MS0	Selected melody
0	0	0	0	Melody 1
0	0	0	1	Melody 2
0	0	1	0	Melody 3
:	:	:	:	:
1	1	1	0	Melody 15
1	1	1	1	Melody 16

Table 4.13.3.2 Melody selection

When the MS3–MS0 registers are rewritten during a melody in the case of the mask option "change of melody during play" has been set to possible, the melody is changed to new one at that point, and the play continues from the top of the melody selected anew. In this case, the melody is changed immediately after ending the play of a note or rest at the point when the MS3–MS0 registers are rewritten. When the mask option "change of melody during play" has been set to impossible, a melody being played does not change at the point when the register is rewritten. This melody selection becomes effective in the next play after ending the current play. Select melody by the MS3–MS0 registers before starting a play when this option has been selected.

When MS3–MS0 selects a non-existent melody number as when less than 16 pieces are registered in the melody ROM, the melody ROM is generally programed to select melody 1. However, pay attention because " \rfloor =30" is programed as a tempo.

At initial reset, melody 1 is selected.

(3) Play mode selection

This melody generator can select a play mode of melody from the 4 kinds shown in Table 4.13.3.3. The PM1 and PM0 registers are used for the selection.

		-
PM1	PM0	Play mode
0	0	Level hold play
0	1	Start/stop control by MT
1	0	One-shot A play

One-shot C play

Table 4.13.3.3 Play mode selection

The next section explains the details of play mode and the play control. Further, this selection should be done before starting play. When it is changed while playing, the operation is not guaranteed.

At initial reset, level hold play is selected.

4.13.4 Control of play

The play (melody output) is controlled by using the MT register. In addition, play status can be confirmed with the software because the read-only register MPLY that indicates either "Play" or "Stop" is assigned in the I/O memory. The control method is different in each play mode. The following explanation is according to the play mode.

Moreover, in the E0C63B07, the play control can be done directly by the gate array (custom block) same as the MT register. Refer to Section 4.15.2, "CPU interface" for details.

(1) Level hold play

In this play mode, a melody is repeated while the MT register is "1", and the mode is selected by setting the PM1, PM0 registers to (0, 0). At initial reset, this play mode is set.

By writing "1" in the MT register, the play starts from the top of the melody selected with the MS3–MS0 registers. After that, it stops by writing "0" in the MT register. When the MT register is set to "1" for an interval more than the overall length of a melody selected, the melody is played repeatedly. When "0" is written to the MT register to stop the play, an interrupt occurs at the time of the MPLY register is changed from "1" to "0" (falling).

When the MS3–MS0 registers are rewritten while playing when the mask option "change of melody during play" has been set to possible, the melody is changed to a new one immediately after ending the play of a note or rest at the time of the rewriting. In this change, the interrupt does not occur. When the mask option "change of melody during play" has been set to impossible, a melody being played does not change even if the MS3–MS0 registers are rewritten. It becomes effective at the point when the MT register is set to "0", and the next play starts.




Fig. 4.13.4.1 Level hold play

(2) Start/stop control by MT operation

In this mode, writing "1" to the MT register is considered as a trigger, and plays a melody (1 cycle only). It can also stop the played melody forcibly. This play mode is selected by setting the PM1 and PM0 registers to (0, 1).

A melody that has been selected with the MS3–MS0 registers starts playing from the top by writing "1" to the MT register, and automatically stops at the end of the melody (1 cycle). An interrupt occurs simultaneously with the play stops.

In this play mode, only writing "1" to the MT register is used for the control, and the timing of writing "0" does not affect plays. Even if "0" is written in before ending a melody, the play continues to the end of the melody. However, 27.4 msec is required after writing "1" to the MT register before "0" can be written to it. Further, when the MT register is set to "1" for a time longer than the length of a melody, the play stops with the melody only.

In addition, by changing back the MT register to "0" after a play starts and writing "1" during the play again, the play can be ended forcibly at that point. An interrupt occurs simultaneously with the end of the play. However, at least one beat of $\$ is necessary while the MT register maintains "0" and "1". Be aware that rewriting the MT register in an interval less than that time becomes invalid.

When the MS3–MS0 registers are rewritten while playing when the mask option "change of melody during play" has been set to possible, the melody is changed to a new one immediately after ending the play of a note or rest at the time of the rewriting. In this change, the interrupt does not occur. The play continues till a melody changed comes to the end or is forcibly stopped. When the mask option "change of melody during play" has been set to impossible, a melody being played does not change even if the MS3–MS0 registers are rewritten. It becomes effective at the point when the next play starts after the current play ends.




Fig. 4.13.4.2 Start/stop control by MT operation

(3) One-shot A play

In this mode, writing "1" to the MT register is considered as a trigger, and plays a melody (1 cycle). This play mode is selected by setting the PM1 and PM0 registers to (1, 0).

A melody that has been selected with the MS3–MS0 registers starts playing from the top by writing "1" to the MT register, and automatically stops at the end of the melody (1 cycle). An interrupt occurs simultaneously with the play stops. In this play mode, only writing "1" to the MT register is used for the control, and the timing of writing "0" does not affect plays. Even if "0" is written in before ending a melody, the play continues to the end of the melody. However, 27.4 msec is required after writing "1" to the MT register before "0" can be written to it. Be aware that play is not started when the MT register is changed back to "0" without this maintenance time. Further, when the MT register is set to "1" for a time longer than the length of a melody, the play stops with the melody only.

Play cannot be forcibly stopped in this play mode.

When the MS3–MS0 registers are rewritten while playing when the mask option "change of melody during play" has been set to possible, the melody is changed to a new one immediately after ending the play of a note or rest at the time of the rewriting. In this change, the interrupt does not occur. The play continues till a melody changed comes to the end.

When the mask option "change of melody during play" has been set to impossible, a melody being played does not change even if the MS3–MS0 registers are rewritten. It becomes effective at the point when the next play starts after the current play ends.




Fig. 4.13.4.3 One-shot A play

(4) One-shot C play

This play mode plays a melody within 1 piece while the MT register is "1". It is selected by setting the PM1 and PM0 registers to (1, 1).

A melody that has been selected with the MS3–MS0 registers starts playing from the top by writing "1" to the MT register. Then it stops by writing "0" to the MT register, and an interrupt occurs. When the MT register is set to "1" for a time longer than the length of the melody selected, the play stops with the melody only. An interrupt occurs when the play ends.

When the MS3–MS0 registers are rewritten while playing when the mask option "change of melody during play" has been set to possible, the melody is changed to a new one immediately after ending the play of a note or rest at the time of the rewriting. In this change, the interrupt does not occur. The play continues till a melody changed comes to the end or "0" is written to the MT register. When the mask option "change of melody during play" has been set to impossible, a melody being played does not change even if the MS3–MS0 registers are rewritten. It becomes effective at the point when the next play starts after the current play ends.




Fig. 4.13.4.4 One-shot C play

4.13.5 Interrupt function

The melody generator can generate an interrupt at the end of play output. The interrupts are generated when the play of the note or rest of the last play output ends. Melody changes during play do not generate the interrupts.

By this interrupt, stopping of play can be detected with a software.

When a play finishes, the interrupt factor flag IML is set to "1".

Furthermore, the interrupt to the CPU can be masked by the interrupt mask register EIML. However, the interrupt factor flag is set to "1" when play finishes regardless of the interrupt mask register setting.

Note: The interrupt vector for the melody interrupt is assigned to 0102H same as the custom block (G/A) interrupt. Therefore, check which interrupt is generated with the interrupt factor flag when the custom block interrupt has been used.

4.13.6 Description of melody ROM

The melody generator has the following five ROMs built-in.

(1) Melody ROM

The melody ROM stores scores, and has a capacity of 512×10 bits. Actually 495 words can be used for the melody data. Up to 16 melodies can be registered within this capacity. The number of words that is allocated to each melody is arbitrary.

Eight notes shown in Table 4.13.6.1 can be specified.

Table 4.13.6.1 Note list

No.	1	2	3	4	5	6	7	8
Note	3							0

(2) Scale ROM

The scale ROM stores the reference frequency division ratio for the scale specified by the melody ROM, and has a capacity of 16×8 bits. Because each word is used for one scale data, the usable scale is 16 maximum. This data is common to all melodies in the melody ROM. Therefore, all the melodies have to be played on the 16 scale.

The scale selectable range is decided as shown in Table 4.13.6.2 according to the reference frequency selected with the mask option. Up to 16 scales can be selected from the range and can be registered into the scale ROM.

Table 4.13.6.2 Scale selectable range

Reference frequency	Scale
38.4 kHz	D4-D7#
32.768 kHz	C4-G6

Table 4.13.6.3 shows the scale frequency list.

If the reference frequency is set to $38.4 \, \text{kHz}$ (D4 = $300 \, \text{Hz}$) with the mask option, and $32.768 \, \text{kHz}$ oscillator is used for the OSC1 oscillation circuit, frequency of each tone becomes lower by $32.768 \, \text{/}$ 38.4 uniformly. On the otherhand, if $32.768 \, \text{kHz}$ (A4 = $440 \, \text{Hz}$) is set, and $153.6 \, \text{kHz}$ or $76.8 \, \text{kHz}$ oscillator is used, it becomes higher by $38.4 \, / 32.768$.

Table 4.13.6.3 (a) Equal temperament scale frequencies based on D4 = 300 Hz (reference frequency = 38.4 kHz)

Scale	Frequency	Scale	Scale Frequency		Scale	Frequency	Scale	Frequency
		C5	533.333		C6	1066.667	C7	2133.333
		C5#	564.706		C6#	1129.412	C7#	2258.824
D4	300	D5	600		D6	1200	D7	2400
D4#	317.355	D5#	634.711		D6#	1280	D7#	2560
E4	336.842	E5	673.684		E6	1347.368		
F4	357.209	F5	711.111		F6	1422.222		
F4#	378.325	F5#	752.941		F6#	1505.882		
G4	400	G5	800		G6	1600		
G4#	424.309	G5#	843.956		G6#	1706.667		
A4	449.123	A5	903.529		A6	1786.047		
A4#	477.019	A5#	948.148		A6#	1920		
B4	505.263	B5	1010.526		B6	2021.053		

Scale Frequency Scale Frequency Frequency C4 262.144 C5 524.288 C6 1040.254 C4# 277.695 C5# 555.390 C6# 1110.780 D4 293.883 D5 585.143 D6 1170.286 D4# 310.597 D5# 624.152 D6# 1236.528 E4 329.327 E5 661.980 E6 1310.72 F6 1394.383 F4 348.596 F5 697.191 F4# 370.260 F5# 736.360 F6# 1489.455 G4 392.431 G5 780.190 G6 1560.381 G4# 414.785 G5# 829.570

A5

A5#

B5

Table 4.13.6.3 (b) Equal temperament scale frequency based on A4 = 440 Hz (reference frequency = 32.768 kHz)

(3) Tempo ROM

In the tempo ROM, data for tempo generation has been stored, and it can not be changed. It has a capacity of 32×4 bits. 16 tempo data shown in Table 4.13.6.4 are stored in the ROM, and they are specified from each melody individually. All 16 melodies can change the tempo while playing, but the tempo that can be specified in a melody is limited to two tempos within 16 tempos.

885.622

936.229

992,970

No. $\rfloor =$ Reference 1 480 2 240 3 VIVACE 160 4 ALLEGRO 120 5 96 6 80 ANDANTINO 7 68.6

60

ADAGIO

439.839

464.794

492,752

A4

A4#

B4

8

Table 4.13.6.4 Tempo list

No.	=	Reference
9	53.5	
10	48	
11	43.6	LARGO
12	40	
13	36.9	
14	34.3	
15	32	
16	30	

(4) Address control ROM

The address control ROM stores the data to specify the start address of each melody in the melody ROM, to repeat part of a melody and to change tempo while playing. It has a capacity of 96×10 bits. For example, a part more than two sounds can be repeated any time and at any place in the melody by setting the jump bit in melody ROM and writing the jump address in this ROM. Thus, consumption of the melody ROM by the same part can be suppressed.

Word allocation for each melody in this ROM data is arbitrary.

(5) Start address ROM

The start address ROM stores the addresses in the address control ROM in which the melody start addresses are written. It has a capacity of 16×7 bits. Data in the MS3–MS0 registers specifies this ROM address, and it is converted into the melody start address via the address control ROM. The melody starts playing from the start address in the melody ROM.

4.13.7 Control of melody generator

Table 4.13.7.1 shows the I/O addresses and the control bits for the melody generator.

Register Address Comment D3 D2 D1 D0 Name Init *1 0 0 *3 _ *2 Unused 0 0 MPI Y MT 0 *3 - *2 Unused FF68H MPLY 0 Play Stop Melody playing status R R/W ΜT 0 Melody output control 0 *3 - *2 Unused n 0 PM1 PM0 [PM1, 0] 0 0 *3 _ *2 Unused FF69H Level hold MT control Play mode PM1 0 Play mode [PM1, 0]R R/W PM0 0 selection Play mode One-shot A One-shot C 0 *3 _ *2 Unused 0 CKS1 CKS0 _ *2 0 *3 Unused FF6AH CKS1 0 Reference signal [CKS1, 0] R R/W Signal source 32 kHz 76 kHz 153 kHz CKS0 0 source selection 0 MS3 MS3 MS2 MS1 MS0 MS2 0 FF6BH Melody selection (maximum 16 melodies) MS1 0 R/W MS0 0 0 *3 - *2 Unused 0 **EIML** 0 *3 _ *2 Unused FFE1H 0 *3 _ *2 Unused R R/W **EIML** Enable Mask 0 Interrupt mask register (Melody) 0 *3 _ *2 (R) (R) Unused 0 0 0 IML 0 *3 _ *2 Yes Nο Unused

Table 4.13.7.1 Control bits of melody generator

FFF1H

R

CKS1, CKS0: Reference signal source selection register (FF6AH•D1, D0)

0 *3

IML

R/W

Selects the reference signal source for the melody generator as shown in Table 4.13.7.2.

- *2

0

(W)

Reset

(W)

Invalid

Unused

Interrupt factor flag (Melody)

Table 4.13.7.2 Setting of reference signal source

CKS1	CKS0	Signal source
1	*	153.6 kHz
0	1	76.8 kHz
0	0	32.768 kHz

Set it according to the OSC1 oscillation frequency.

At initial reset, this register is set to "0".

PM1, PM0: Play mode selection register (FF69H•D1, D0)

Selects a play mode.

Table 4.13.7.3 Play mode selection

PM1	PM0	Play mode
0	0	Level hold play
0	1	Start/stop control by MT
1	0	One-shot A play
1	1	One-shot C play

The melody that starts after setting these registers is played in the mode selected.

This selection should be done before starting the play. If it is changed while playing, the operation is not guaranteed.

At initial reset, this register is set to "0".

^{*1} Initial value at initial reset

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

MS3-MS0: Melody selection register (FF6BH)

Selects a melody to be played.

Table 4.13.7.4 Melody selection

MS3	MS2	MS1	MS0	Selected melody
0	0	0	0	Melody 1
0	0	0	1	Melody 2
0	0	1	0	Melody 3
:	:	:	:	:
1	1	1	0	Melody 15
1	1	1	1	Melody 16

Select it within the number of melodies written in the melody ROM.

When a number that has not been registered in the melody ROM is specified, usually melody 1 is selected, however it is not guaranteed that it will play in the correct tempo.

When the MS3–MS0 registers are rewritten while playing when the mask option "change of melody during play" has been set to possible, the melody is changed to a new one at that point, and the play continues from the top of melody selected anew.

When the mask option "change of melody during play" has been set to impossible, a melody being played does not change at the point when the register is rewritten. This melody selection becomes effective in the next play after ending the current play.

At initial reset, this register is set to "0".

MT: Melody output control register (FF68H• D0)

Controls play (melody output) according to the play mode.

When "1" is written: Play start control When "0" is written: Play stop control

Reading: Valid

By writing "1" to the MT register, the play starts. The operation when "0" is written is decided according to the play mode.

At initial reset, this register is set to "0".




Fig. 4.13.7.1 MT operation in each play mode

MPLY: Melody playing status (FF68H•D1)

Indicates melody playing status.

When "1" is read: During play
When "0" is read: During stop
Writing: No operation

MPLY is a read-only bit to indicate playing status. It becomes "1" during "Play", and becomes "0" during "Stop".

At initial reset, this bit is set to "0".

EIML: Melody interrupt mask register (FFE1H•D0)

Masking the interrupt of the melody generator can be selected with this register.

When "1" is written: Enable When "1" is written: Mask Reading: Valid

With this register, it is possible to select whether the melody interrupt is to be masked or not. At initial reset, this register is set to "0".

IML: Melody interrupt factor flag (FFF1H•D0)

This flag indicates the occurrence of a melody interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

From the status of this flag, the software can decide whether a melody interrupt has occurred. The interrupt factor flag is set to "1" when plays are finished regardless of the interrupt mask register setting. This flag is reset to "0" by writing "1" to it.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state. At initial reset, this flag is set to "0".

4.13.8 Programming notes

- (1) The reference signal source (CKS1, CKS0) should be selected correctly according to the OSC1 oscillation frequency (32.768 kHz/76.8 kHz/153.6 kHz). When a frequency different from the OSC1 oscillation is selected, intervals and tempos of melody deviate.
- (2) The melody selection (MS3–MS0) should be done within the number of melodies written in the melody ROM. When a number that has not been registered in the melody ROM is specified, usually melody 1 is selected, however it is not guaranteed that it will play in the correct tempo.
- (3) The play mode (PM1, PM0) should be set before play starts. When it is changed while playing, the operation is not guaranteed.
- (4) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.14 SVD (Supply Voltage Detection) Circuit

4.14.1 Configuration of SVD circuit

The E0C63B07 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. Turning the SVD circuit ON/OFF and the SVD criteria voltage setting can be done with software.

Figure 4.14.1.1 shows the configuration of the SVD circuit.




Fig. 4.14.1.1 Configuration of SVD circuit

4.14.2 SVD operation

The SVD circuit compares the criteria voltage set by software and the supply voltage (VDD–Vss) and sets its results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be set for the 16 types shown in Table 4.14.2.1 by the SVDS3–SVDS0 registers.

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)	SVD
0	1	1	1	1.60	1
0	1	1	0	1.40	1
0	1	0	1	1.30	1
0	1	0	0	1.25	1
0	0	1	1	1.20	1
0	0	1	0	1.15	1
0	0	0	1	1.10	1
0	0	0	0	1.05	1

Table 4.14.2.1 Criteria voltage setting

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)
1	1	1	1	2.60
1	1	1	0	2.50
1	1	0	1	2.30
1	1	0	0	2.20
1	0	1	1	2.10
1	0	1	0	2.05
1	0	0	1	2.00
1	0	0	0	1.95

When the SVDON register is set to "1", source voltage detection by the SVD circuit is executed. As soon as the SVDON register is reset to "0", the result is loaded to the SVDDT latch and the SVD circuit goes OFF. To obtain a stable detection result, the SVD circuit must be ON for at least $100 \, \mu sec.$ So, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1"
- 2. Maintain for 100 µsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

When the SVD circuit is ON, the IC draws a large current, so keep the SVD circuit off unless it is.

4.14.3 I/O memory of SVD circuit

Table 4.14.3.1 shows the I/O addresses and the control bits for the SVD circuit.

Table 4.14.3.1 Control bits of SVD circuit

A ddraga		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	CVDCa	CVDCO	CVDC4	CVIDGO	SVDS3	0			SVD criteria voltage setting
FF0.411	SVDS3	SVDS2	SVDS1	SVDS0	SVDS2	0			[SVDS3-0] 0 1 2 3 4 5 6 7
FF04H					SVDS1	0			Voltage(V) 1.05 1.10 1.15 1.20 1.25 1.30 1.40 1.60 [SVDS3-0] 8 9 10 11 12 13 14 15
	R/W		SVDS0	0			$\sqrt{\frac{15 \text{ Voltage(V) } 1.95 2.00 2.05 2.10 2.20 2.30 2.50 2.60}}{\text{Voltage(V) } 1.95 2.00 2.05 2.10 2.20 2.30 2.50 2.60}}$		
			CVDDT	CVDON	0 *3	_ *2			Unused
FFOFU	0	0	SVDDT	SVDON	0 *3	_ *2			Unused
FF05H	R R/W		SVDDT	0	Low	Normal	SVD evaluation data		
			R R/W		SVDON	0	On	Off	SVD circuit On/Off

- *1 Initial value at initial reset
- *2 Not set in the circuit
- *3 Constantly "0" when being read

SVDS3-SVDS0: SVD criteria voltage setting register (FF04H)

Criteria voltage for SVD is set as shown in Table 4.14.2.1.

At initial reset, this register is set to "0".

SVDON: SVD control (ON/OFF) register (FF05H•D0)

Turns the SVD circuit ON and OFF.

When "1" is written: SVD circuit ON When "0" is written: SVD circuit OFF

Reading: Valid

When the SVDON register is set to "1", a source voltage detection is executed by the SVD circuit. As soon as SVDON is reset to "0", the result is loaded to the SVDDT latch. To obtain a stable detection result, the SVD circuit must be ON for at least $100 \, \mu sec$.

At initial reset, this register is set to "0".

SVDDT: SVD data (FF05H•D1)

This is the result of supply voltage detection.

When "0" is read: Supply voltage (VDD–VSS) ≥ Criteria voltage When "1" is read: Supply voltage (VDD–VSS) < Criteria voltage

Writing: Invalid

The result of supply voltage detection at time of SVDON is set to "0" can be read from this latch. At initial reset, SVDDT is set to "0".

4.14.4 Programming notes

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least 100 µsec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 100 usec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

4.15 Gate Array (Custom Block)

4.15.1 Outline

The E0C63B07 has a gate array (G/A) built-in. It is possible to design peripheral circuits required in addition to the peripheral circuits that have been built in as the standard specification, and to implement to the IC. Thus the E0C63B07 can realize wide applications with one chip as a custom microcomputer that decreases the development cost.

The following shows the characteristics of the built-in G/A.

• Gate density Maximum 10,000 gates (2-input NAND gate conversion)

• G/A type Sea of Gates type

Number of I/O terminals 28 bitsCPU interface Bus interface

Refer to the "E0C63A/B Series G/A Design Manual" for details of the G/A development.

4.15.2 CPU interface

Figure 4.15.2.1 and Table 4.15.2.1 show the interface signals between the CPU and the G/A.




Fig. 4.15.2.1 Interface with core CPU

The data transfer between the core CPU and the custom block (peripheral circuit) is done via the bus interface. Up to 64-word I/O memory can be used to assign control registers and data registers according to the custom block (peripheral circuit) to be developed.

In addition, the gate array can interface with the melody generator, so it is possible to input the melody output signal to the custom block (peripheral circuit) and to control play in the melody generator directly from the custom block (peripheral circuit).

Signal classification	Signal name	CPU↔G/A	Function		
Clock	GFOSC1	\rightarrow	Clock signal output from the OSC1 oscillation circuit		
	GPK	\rightarrow	2 whose divided alock computed from the system alock		
	GPL	\rightarrow	2-phase divided clock generated from the system clock		
Data bus	GDW0-GDW3	\rightarrow	4-bit data bus (for writing)		
	GDR0-GDR3	←	4-bit data bus (for reading)		
Address bus	GAD0-GAD5	\rightarrow	Data address bus		
Bus control signal	GXCS	\rightarrow	Chip select signal for G/A-I/O area (FF80H–FFBFH)		
	GXWR	\rightarrow	Data write signal for G/A-I/O area (FF80H-FFBFH)		
	GXRD	\rightarrow	Data read signal for G/A-I/O area (FF80H–FFBFH)		
System control signal	GXSR	\rightarrow	Reset signal		
Interrupt signal	GXCB0-GXCB3	←	Interrupt request signal to the CPU		
Melody signal	GMDYIN	\rightarrow	Melody output signal (MOUT)		
	GMDYST	←	Melody control signal (MT)		

Table 4.15.2.1 Interface signals

The control registers and the data registers of the custom block (peripheral circuits) developed are assigned to FF80H–FFBFH in the I/O memory area. It is possible to control (read/write) them the same as other peripheral circuits built into the E0C63B07.






Fig. 4.15.2.2 Data write/read timing

Figure 4.15.2.3 shows the block diagram of the interface part between the melody generator and the gate array.

By using the GMDYST signal, the custom block (peripheral circuit) can perform directly the play control same as the MT register (melody output control register, FF68H•D0).

The custom block can also input the melody signal (same signal that is output from the MOUT terminal) output from the melody generator as the GMDYIN signal. By using these functions, it is possible to output melody signals from the output terminal of the custom block.




Fig. 4.15.2.3 Interface with melody generator

4.15.3 Interrupt function

4 systems of the interrupts (CB0–CB3) can be used for the custom block. The control method of the interrupt is similar to the other peripheral circuits that have an interrupt function. The interrupt factor flags (ISCB0–ISCB3) and the interrupt mask registers (EISB0–EISB3) are assigned as shown in Table 4.15.3.1.

Table 4.15.3.1 Control addresses for custom block interrupts

Interrupt request	Interru	pt factor flag	Interrupt mask register		
CB3	ISCB3	(FFF0H•D3)	EISCB3	(FFE0H•D3)	
CB2	ISCB2	(FFF0H•D2)	EISCB2	(FFE0H•D2)	
CB1	ISCB1	(FFF0H•D1)	EISCB1	(FFE0H•D1)	
CB0	ISCB0	(FFF0H•D0)	EISCB0	(FFE0H•D0)	

Generation of an interrupt factor (falling edge) sets the corresponding interrupt factor flag to "1", and the interrupt occurs to the CPU. The interrupt can be masked by setting the corresponding interrupt mask register to "0". However, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal regardless of the interrupt mask register setting.

The interrupt vector is assigned to 0102H same as the melody interrupt, therefore, check the status of the interrupt factor flags before processing the interrupts.

4.15.4 Control of custom block

Table 4.15.4.1 shows the I/O addresses and the control bits that have been set for the custom block.

Table 4.15.4.1 Control bits of custom block

A -l -l		Reg	ister						0		
Address	D3	D2	D1	D0	D0 Name Init *1 1 0		Comment				
	EISCB3 EISCB2 EISC		FICOD1	FICCDO	EISCB3	0	Enable	Mask	Interrupt mask register (Custom block 3)		
	EI2CB3	EI2CB2	FIZCRI	FI2CR0	EISCB2	0	Enable	Mask	Interrupt mask register (Custom block 2)		
FFE0H		R/W		DAM			EISCB1	0	Enable	Mask	Interrupt mask register (Custom block 1)
				EISCB0	0	Enable	Mask	Interrupt mask register (Custom block 0)			
	ICCD3			ICCDO	ISCB3	0	(R)	(R)	Interrupt factor flag (Custom block 3)		
FFF0H	ISCB3	ISCB2	ISCB1	ISCB0	ISCB2	0	Yes	No	Interrupt factor flag (Custom block 2)		
FFFUH	504			ISCB1	0	(W)	(W)	Interrupt factor flag (Custom block 1)			
	R/W			ISCB0	0	Reset	Invalid	Interrupt factor flag (Custom block 0)			

^{*1} Initial value at initial reset

EISCB0: Custom block 0 interrupt mask register (FFE0H•D0)

EISCB1: Custom block 1 interrupt mask register (FFE0H•D1)

EISCB2: Custom block 2 interrupt mask register (FFE0H•D2) EISCB3: Custom block 3 interrupt mask register (FFE0H•D3)

Masking the interrupts of the custom block can be selected with these registers.

When "1" is written: Enable When "1" is written: Mask Reading: Valid

Four interrupt factors (CB0, CB1, CB2, CB4) can be masked with the interrupt mask registers EISCB0 (CB0), EISCB1 (CB1), EISCB2 (CB2) and EISCB3 (CB3) individually.

At initial reset, these registers are set to "0".

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

ISCB0: Custom block 0 interrupt factor flag (FFF0H•D0) ISCB1: Custom block 1 interrupt factor flag (FFF0H•D1) ISCB2: Custom block 2 interrupt factor flag (FFF0H•D2) ISCB3: Custom block 3 interrupt factor flag (FFF0H•D3) These flags indicate the occurrence of custom block interrupts.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags ISCB0, ISCB1, ISCB2 and ISCB3 are associated with CB0, CB1, CB2 and CB3 interrupts, respectively. From the status of these flags, the software can decide whether a custom block interrupt has occurred. The interrupt factor flag is set to "1" at the falling edge of the corresponding signal regardless of the interrupt mask register setting.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.15.5 Programming note

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.16 Interrupt and HALT

<Interrupt types>

The E0C63B07 provides the following interrupt functions.

External interrupt: • Input interrupt (2 systems) Internal interrupt: • Watchdog timer interrupt (NMI, 1 system) • Custom block (gate array) interrupt (4 systems) Melody interrupt (1 system) • Programmable timer interrupt (2 systems) Serial interface interrupt (1 system) Timer interrupt (4 systems) • Stopwatch timer interrupt (2 systems)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

The watchdog timer interrupt is an NMI (non-maskable interrupt), therefore, the interrupt is generated regardless of the interrupt flag setting. Also the interrupt mask register is not provided. However, it is possible to not generate NMI since software can stop the watchdog timer operation.

Figure 4.16.1 shows the configuration of the interrupt circuit.

Note: After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

<HALT>

The E0C63B07 has HALT functions that considerably reduce the current consumption when it is not necessary.

The CPU enters HALT status when the HALT instruction is executed.

In HALT status, the operation of the CPU is stopped. However, timers continue counting since the oscillation circuit operates. Reactivating the CPU from HALT status is done by generating a hardware interrupt request including NMI.




Fig. 4.16.1 Configuration of the interrupt circuit

4.16.1 Interrupt factor

Table 4.16.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors.

The CPU operation is interrupted when an interrupt factor flag is set to "1" if the following conditions are established.

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is reset to "0" when "1" is written.

At initial reset, the interrupt factor flags are reset to "0".

* Since the watchdog timer's interrupt is NMI, the interrupt is generated regardless of the setting above, and no interrupt factor flag is provided.

Tuble 1.10.1.1 The rup factors							
Interrupt factor	Interrup	ot factor flag					
Custom block 3 (falling edge)	ISCB3	(FFF0H•D3)					
Custom block 2 (falling edge)	ISCB2	(FFF0H•D2)					
Custom block 1 (falling edge)	ISCB1	(FFF0H•D1)					
Custom block 0 (falling edge)	ISCB0	(FFF0H•D0)					
Melody (end of play)	IML	(FFF1H•D0)					
Programmable timer 1 (counter = 0)	IPT1	(FFF2H•D1)					
Programmable timer 0 (counter = 0)	IPT0	(FFF2H•D0)					
Serial interface (8-bit data input/output completion)	ISIF	(FFF3H•D0)					
K00–K03 input (falling edge or rising edge)	IK0	(FFF4H•D0)					
K10–K13 input (falling edge or rising edge)	IK1	(FFF5H•D0)					
Clock timer 1 Hz (falling edge)	IT3	(FFF6H•D3)					
Clock timer 2 Hz (falling edge)	IT2	(FFF6H•D2)					
Clock timer 8 Hz (falling edge)	IT1	(FFF6H•D1)					
Clock timer 16 Hz (falling edge)	IT0	(FFF6H•D0)					
Stopwatch timer (1 Hz)	ISW1	(FFF7H•D1)					
Stopwatch timer (10 Hz)	ISW10	(FFF7H•D0)					

Table 4.16.1.1 Interrupt factors

Note: After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.16.2 Interrupt mask

The interrupt factor flags can be masked by the corresponding interrupt mask registers.

The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.16.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt m	nask register	Interru	ot factor flag
EISCB3	(FFE0H•D3)	ISCB3	(FFF0H•D3)
EISCB2	(FFE0H•D2)	ISCB2	(FFF0H•D2)
EISCB1	(FFE0H•D1)	ISCB1	(FFF0H•D1)
EISCB0	(FFE0H•D0)	ISCB0	(FFF0H•D0)
EIML	(FFE1H•D0)	IML	(FFF1H•D0)
EIPT1	(FFE2H•D1)	IPT1	(FFF2H•D1)
EIPT0	(FFE2H•D0)	IPT0	(FFF2H•D0)
EISIF	(FFE3H•D0)	ISIF	(FFF3H•D0)
EIK0	(FFE4H•D0)	IK0	(FFF4H•D0)
EIK1	(FFE5H•D0)	IK1	(FFF5H•D0)
EIT3	(FFE 6H•D3)	IT3	(FFF6H•D3)
EIT2	(FFE6H•D2)	IT2	(FFF6H•D2)
EIT1	(FFE6H•D1)	IT1	(FFF6H•D1)
EIT0	(FFE6H•D0)	IT0	(FFF6H•D0)
EISW1	(FFE7H•D1)	ISW1	(FFF7H•D1)
EISW10	(FFE7H•D0)	ISW10	(FFF7H•D0)

Table 4.16.2.1 Interrupt mask registers and interrupt factor flags

4.16.3 Interrupt vector

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- 1 The content of the flag register is evacuated, then the I flag is reset.
- 2 The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- 3 The interrupt request causes the value of the interrupt vector (0100H–010EH) to be set in the program counter.
- 4 The program at the specified address is executed (execution of interrupt processing routine by software).

Table 4.16.3.1 shows the correspondence of interrupt requests and interrupt vectors.

		•
Interrupt vector	Interrupt factor	Priority
0100H	Watchdog timer	High
0102H	Custom block & Melody	
0104H	Programmable timer	
0106Н	Serial interface	
0108H	K00-K03 input	
010AH	K10-K13 input	
010CH	Clock timer	↓
010EH	Stopwatch timer	Low

Table 4.16.3.1 Interrupt request and interrupt vectors

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

4.16.4 I/O memory of interrupt

Tables 4.16.4.1(a) and (b) show the I/O addresses and the control bits for controlling interrupts.

Table 4.16.4.1(a) Control bits of interrupt (1)

Register	
FF20H	
FF20H	
FF20H	
FF22H	
FF22H	
FF24H	
R/W KCP01 1 1 1 1 1 1 1 1 1	
SIK13	
FF24H	
SIK13 SIK12 SIK10 SIK10 SIK10 SIK10 O Enable Disable Dis	
SIK11	
FFE2H R/W SIK10 0 Enable Disable	
FFE2H R/W KCP10 KCP10 KCP10 KCP10 KCP10 KCP12 1 T	
FFE0H RCP13 RCP14 RCP10 RCP12 1	
FFE0H	
FFE2H R R R R R R R R R	
FFE0H EISCB3 EISCB2 EISCB1 EISCB0 EISCB0 EISCB2 0 Enable Mask Interrupt mask register (Custom block 3) Interrupt mask register (Custom block 2) Interrupt mask register (Custom block 2) Interrupt mask register (Custom block 1) Interrupt mask register (Custom block 0)	
FFE0H	
FFE0H	
FFE1H	
FFE1H	
FFE1H	
FFE2H R/W 2 EIML 0 Enable Mask Interrupt mask register (Melody) Unused Interrupt mask register (Melody) Unused Unused Unused Unused Unused Interrupt mask register (Programmable timer 1) EIPT1 0 Enable Mask Interrupt mask register (Programmable timer 1) EIPT0 0 Enable Mask Interrupt mask register (Programmable timer 0)	
FFE2H R/W EIML 0 Enable Mask Interrupt mask register (Melody) Unused U	
FFE2H 0 0 EIPT1 EIPT0 0*3 -*2 Unused Unused Unused Unused Interrupt mask register (Programmable timer 1) EIPT0 0 Enable Mask Interrupt mask register (Programmable timer 0)	
FFE2H O O EIPT1 EIPT0 0 *3 -*2 Unused Interrupt mask register (Programmable timer 1)	
R RW EIPT1 0 Enable Mask Interrupt mask register (Programmable timer 1) EIPT0 0 Enable Mask Interrupt mask register (Programmable timer 0)	
R R/W EIPTO 0 Enable Mask Interrupt mask register (Programmable timer 0)	
0 0 0 EISIF 0 *3 -*2 Unused	
FFE3H 0 *3 - *2 Unused	
R RW EISIF 0 Enable Mask Interrupt mask register (Serial I/F)	
0 *3 - *2 Unused	
0 0 EIKO 0 *3 -*2 Unused	
FFE4H 0*3 -*2 Unused	
R R/W EIKO 0 Enable Mask Interrupt mask register (K00–K03)	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
0 0 EIK1 0 3 -*2 Unused	
FFE5H 0 *3 - *2 Unused	
R R/W EIK1 0 Enable Mask Interrupt mask register (K10–K13)	
EIT3 0 Enable Mask Interrupt mask register (Clock timer 1 Hz)	
EIT3 EIT2 EIT1 EIT0 EIT2 0 Enable Mask Interrupt mask register (Clock timer 2 Hz)	
FFE6H EIT1 0 Enable Mask Interrupt mask register (Clock timer 8 Hz)	
R/W EITO 0 Enable Mask Interrupt mask register (Clock timer 16 Hz)	
0 0 EISW1 EISW10 0 *3 - *2 Unused	
FEE7H Unused Unused	
Paw EISWI 0 Enable Mask Interrupt mask register (Stopwatch timer I Hz)	
Elswid d Ellable Mask Interrupt mask register (Stopwatch timer 10 Hz)	
ISCB3 ISCB2 ISCB1 ISCB0 ISCB3 0 (R) Interrupt factor flag (Custom block 3)	
ISCB2 U TES NO Interrupt factor flag (Custom block 2)	
DAW ISCRI 0 (W) Interrupt factor flag (Custom block 1)	
ISCBO 0 Reset InValid Interrupt factor flag (Custom block 0)	
0 0 0 IML 0*3 -*2 (R) (R) Unused	
FFF1H	
D DAW 0 *3 - *2 (W) (W) Unused	
R R/VV IML 0 Reset Invalid Interrupt factor flag (Melody)	

^{*1} Initial value at initial reset

^{*2} Not set in the circuit

^{*3} Constantly "0" when being read

Table 4.16.4.1(b) Control bits of interrupt (2)

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	IDT1	IDTO	0 *3	_ *2	(R)	(R)	Unused
FEEGL	0	0	IPT1	IPT0	0 *3	_ *2	Yes	No	Unused
FFF2H		`		DA/	IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	F	Κ	K/	W	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
	٠		•	ICIE	0 *3	_ *2	(R)	(R)	Unused
FFF3H	0	0	0	ISIF	0 *3	- *2	Yes	No	Unused
FFF3H		0		R/W	0 *3	_ *2	(W)	(W)	Unused
		R		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)
	0	0	0	IK0	0 *3	- *2	(R)	(R)	Unused
FFF4H	U	U	U	IKU	0 *3	_ *2	Yes	No	Unused
FFF4H	R R/W		DAM	0 *3	_ *2	(W)	(W)	Unused	
			K/VV	IK0	0	Reset	Invalid	Interrupt factor flag (K00–K03)	
	0 0 0 K1		IV1	0 *3	_ *2	(R)	(R)	Unused	
FFF5H	U	U	U	INI	0 *3	_ *2	Yes	No	Unused
FFFSH	R R/W		R/W	0 *3	- *2	(W)	(W)	Unused	
		К		K/VV	IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)
	IT3	IT2	IT1	IT0	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H	113	112	1111	110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
111011	R/W			IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)	
				IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 16 Hz)	
	0	0	ISW1	ISW10	0 *3	- *2	(R)	(R)	Unused
FFF7H	U	U	13001	130010	0 *3	_ *2	Yes	No	Unused
' ' ' ' '	F		D	W	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	ŀ	τ.	K/	VV	ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

- *1 Initial value at initial reset
- *2 Not set in the circuit
- *3 Constantly "0" when being read

EISCB3-EISCB0: Interrupt mask registers (FFE0H) ISCB3-ISCB0: Interrupt factor flags (FFF0H) Refer to Section 4.15, "Gate Array".

EIML: Interrupt mask register (FFE1H•D0)
IML: Interrupt factor flag (FFF1H•D0)

Refer to Section 4.13, "Melody Generator".

EIPT1, EIPT0: Interrupt mask registers (FFE2H•D1, D0) IPT1, IPT0: Interrupt factor flags (FFF2H•D1, D0) Refer to Section 4.11, "Programmable Timer".

EISIF: Interrupt mask register (FFE3H•D0)
ISIF: Interrupt factor flag (FFF3H•D0)
Refer to Section 4.12, "Serial Interface".

KCP03-KCP00, KCP13-KCP10: Input comparison registers (FF22H, FF26H) SIK03-SIK00, SIK13-SIK10: Interrupt selection registers (FF20H, FF24H) EIK0, EIK1: Interrupt mask registers (FFE4H•D0, FFE5H•D0)

IK0, IK1: Interrupt factor flags (FFF4H•D0, FFF5H•D0)

Refer to Section 4.5, "Input Ports".

EIT3-EIT0: Interrupt mask registers (FFE6H)
IT3-IT0: Interrupt factor flags (FFF6H)
Refer to Section 4.9, "Clock Timer".

EISW1, EISW10: Interrupt mask registers (FFE7H•D1, D0) ISW1, ISW10: Interrupt factor flags (FFF7H•D1, D0) Refer to Section 4.10, "Stopwatch Timer".

4.16.5 Programming notes

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

CHAPTER 5 SUMMARY OF NOTES

5.1 Notes for Low Current Consumption

The E0C63B07 contains control registers for each of the circuits so that current consumption can be reduced.

These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.

The following lists the circuits that can control operation and their control registers. Refer to these when programming.

Table 5.1.1 Circuits and control registers

Circuit (and item)	Control register
CPU	HALT instruction
CPU operating frequency	CLKCHG, OSCC
Oscillation system voltage regulator	VDC
LCD system voltage circuit	LPWR
Supply voltage doubler/halver	DBON, HLON, VDSEL, VCSEL
SVD circuit	SVDON

Refer to Chapter 7, "Electrical Characteristics" for current consumption.

Below are the circuit statuses at initial reset.

CPU: Operating status

CPU operating frequency: Low speed side (CLKCHG = "0")

OSC3 oscillation circuit is in OFF status (OSCC = "0")

Oscillation system voltage regulator: Low speed side 1.2 V (VDC = "0")

LCD system voltage circuit: OFF status (LPWR = "0")

Supply voltage doubler/halver: Voltage regulator is driven with VDD, Normal mode

(DBON = "0", HLON = "0", VDSEL = "0", VCSEL = "0")

SVD circuit: OFF status (SVDON = "0")

Also, be careful about panel selection because the current consumption can differ by the order of several μA on account of the LCD panel characteristics.

5.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

Memory and stack

- (1) Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Tables 4.1.1 (a)–(e) for the peripheral I/O area.
- (2) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (3) The E0C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).
 - 16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the E0C63B07 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.
 - After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

Power supply and operating mode

- (1) When operating the E0C63B07 with a 0.9–1.25 V power supply voltage, software control is necessary. Set both the oscillation system voltage regulator and the LCD system voltage circuit to doubler mode.
- (2) If the power supply voltage is out of the specified voltage range for an operating mode, do not switch to the operating mode. It may cause malfunction or increase current consumption.
- (3) Do not set the registers HLON (halves) and DBON (doubling) to "1" simultaneously.
- (4) When switching from the normal mode to the doubler/halver mode, the VCSEL register should be set to "1" after taking a 100 msec or longer interval for the VD2 to stabilize from switching the DBON or HLON register to "1".
- (5) When switching from the doubler/halver mode to the normal mode, use separate instructions to switch the mode (VDSEL = "0" or VCSEL = "0") and turn the voltage doubler/halver OFF (HLON = "0" or DBON = "0"). Simultaneous processing with a single instruction may cause malfunction.
- (6) The OSC3 oscillation circuit cannot operate in halver mode. When the supply voltage is in the range of 0.9 V to 2.2 V, the OSC3 oscillation circuit can only operate in the doubler mode. When the supply voltage is in the range of 2.2 V to 3.6 V, it can operate in the normal mode.

Watchdog timer

- (1) When the watchdog timer is being used, the software must reset it within 3-second cycles.
- (2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

Oscillation circuit

(1) The OSC1 oscillation circuit deals with three types of crystal oscillators (can be selected from 32.768 kHz, 76.8 kHz and 153.6 kHz by mask option), however, it is necessary to set the prescaler to correspond with the frequency of the oscillator being used. Be sure to set the prescaler properly in the initial routine, which is executed immediately after initial reset, before controlling peripheral circuits.

- (2) When switching the CPU system clock from OSC1 to OSC3, first set VD1 and the operating mode. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON. When switching from OSC3 to OSC1, set VD1 and the operating mode after switching to OSC1 and turning the OSC3 oscillation OFF.
- (3) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

 Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (4) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (5) Switching the operating voltage when the power supply voltage is lower than the set voltage (that can generate VD1) may cause malfunction. Switch the operating voltage only after making sure that the power supply voltage is more than the set voltage using the SVD circuit.

Input port

- (1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.
 - Particular care needs to be taken of the key scan during key matrix configuration.
 - Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$

- C: terminal capacitance $\square 5 pF + parasitic capacitance \square ? pF$
- R: pull-up resistance 300 k Ω
- (2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.

Output port

- (1) When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output).

 Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.

 Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit and the oscillation system voltage regulator before output.

 Refer to Section 4.4, "Oscillation Circuit", for the control and notes.

I/O port

When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression.

 $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic □ capacitance ? pF

R: pull-up resistance 300 k Ω

LCD driver

- (1) The contents of the display memory are undefined until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) 100 msec or more time is necessary for stabilizing the LCD drive voltages VC1, VC2 and VC3 after setting the LCD power control register LPWR to "1". Be careful of the segment-on right after the power is turned on.

Clock timer

- To operate the clock timer correctly, the prescaler must be set to suit the crystal oscillator used for the OSC1 oscillation circuit.
- (2) Be sure to read timer data in the order of low-order data (TM0-TM3) then high-order data (TM4-TM7).

Stopwatch timer

- (1) To operate the stopwatch timer correctly, the prescaler must be set to suit the crystal oscillator used for the OSC1 oscillation circuit.
- (2) When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 µsec (1/4 cycle of 256 Hz).

Programmable timer

- (1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).
- (2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops. Figure 5.2.1 shows the timing chart for the RUN/STOP control.




Fig. 5.2.1 Timing chart for RUN/STOP control

It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of several msec to several 10 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate time interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.4, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.

Serial interface

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before the trigger.
 Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.

Melody generator

- (1) The reference signal source (CKS1, CKS0) should be selected correctly according to the OSC1 oscillation frequency (32.768 kHz/76.8 kHz/153.6 kHz). When a frequency different from the OSC1 oscillation is selected, intervals and tempos of melody deviate.
- (2) The melody selection (MS3–MS0) should be done within the number of melodies written in the melody ROM. When a number that has not been registered in the melody ROM is specified, usually melody 1 is selected, however it is not guaranteed that it will play in the correct tempo.
- (3) The play mode (PM1, PM0) should be set before play starts. When it is changed while playing, the operation is not guaranteed.

SVD circuit


- (1) To obtain a stable detection result, the SVD circuit must be ON for at least 100 µsec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 100 usec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

Interrupt

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

CHAPTER 6 BASIC EXTERNAL WIRING DIAGRAM

• When negative polarity is selected for melody normal high output (mask option selection)



X'tal	Crystal oscillator	$32.768 \text{ kHz}/76.8 \text{ kHz}/153.6 \text{ kHz}, \text{CI (Max.)} = 34 \text{ k}\Omega$
Cgx	Trimmer capacitor	5–25 pF
Rcr	Resistor for CR oscillation	120 kΩ (Max. 400 kHz)
C1-C5	Capacitor	0.2 μF
C6, C7	Capacitor	0.4 μF
СР	Capacitor	3.3 μF

Note: The above table is simply an example, and is not guaranteed

Note: • In order to prevent unstable operation of the OSC1 oscillation circuit due to current leak between OSC1 and VDD, please keep enough distance between VDD and other signals on the board pattern.

- When using the OSC3 oscillation circuit for high speed operation (more than 300 kHz), it is better to double up the capacitors (0.8 μF) for C6 and C7.
- · Precautions for Visible Radiation

Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.

- (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
- (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
- (3) As well as the face of the IC, shield the back and side too.

CHAPTER 7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Rating

$(V_{SS}=0V)$

Item	Symbol	Rated value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	VI	-0.5 to VDD $+0.3$	V
Input voltage (2)	Viosc	-0.5 to V _{D1} + 0.3	V
Permissible total output current *1	Σ IVDD	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_
Permissible dissipation *2	PD	250	mW

^{*1} The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

7.2 Recommended Operating Conditions

(Ta=-20 to 70°C)

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
Supply voltage	V _{DD}	Vss=0V	Doubler mode (OSC3 OFF)	0.9	1.1	1.25	V
			Doubler mode (OSC3 ON)	0.9	1.1	2.2	V
			Normal mode (OSC3 OFF)	1.25	3.0	3.6	V
			Normal mode (OSC3 ON)	2.2	3.0	3.6	V
			Halver mode (OSC3 OFF)	2.5	3.0	3.6	V
Oscillation frequency	fosc1	Any one is selecte	d	_	32.768	_	kHz
				_	76.8	_	kHz
				_	153.6	_	kHz
	fosc3	Duty 50±5%, VD0	C="1"	50		400	kHz

^{*2} In case of plastic package (QFP8-160pin).

7.3 DC Characteristics

Unless otherwise specified:

 $V_{DD} = 1.5V, \ Vss = 0V, \ fosc \\ 1 = 32.768kHz, \ Ta = 25^{\circ}C, \ V_{D1}/V_{C1}/V_{C2}/V_{C3} \ are internal \ voltage, \ C_1 - C_5 = 0.2 \mu F, \ C_6 - C_7 = 0.4 \mu F$

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13	0.8·V _{DD}		VDD	V
			P00-03, P10-13, P20-23				
High level input voltage (2)	VIH2		RESET, TEST1, TEST2	0.9·V _{DD}		VDD	V
Low level input voltage (1)	VIL1		K00-03, K10-13	0		0.2·V _{DD}	V
			P00-03, P10-13, P20-23				
Low level input voltage (2)	VIL2		RESET, TEST1, TEST2	0		0.1·V _{DD}	V
High level input current	IIH	VIH=1.5V	K00-03, K10-13	0		0.5	μΑ
			P00-03, P10-13, P20-23				
			RESET, TEST1, TEST2				
Low level input current (1)	IIL1	VIL1=VSS	K00-03, K10-13	-0.5		0	μΑ
_		No Pull-up	P00-03, P10-13, P20-23				
		_	RESET, TEST1, TEST2				
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13	-8	-5	-3	μΑ
_		With Pull-up	P00-03, P10-13, P20-23				
		_	RESET, TEST1, TEST2				
High level output current (1)	Іоні	Voh1=0.9·Vdd	R00-03, R10-13			-0.3	mA
			P00-03, P10-13, P20-23				
High level output current (2)	Іон2	V0H2=0.9·VDD	MOUT			-0.3	mA
Low level output current (1)	IOL1	Vol1=0.1·Vdd	R00-03, R10-13	0.7			mA
			P00-03, P10-13, P20-23				
Low level output current (2)	IOL2	Vol2=0.1·Vdd	MOUT	0.7			mA
Common output current	Іон3	Voh3=Vc3-0.05V	COM00-03 (10-13)			-10	μΑ
_	IOL3	Vol3=Vss+0.05V		10			μA
Segment output current	Іон4	VOH4=VC3-0.05V	SEG0-59			-10	μA
(during LCD output)	IOL4	Vol4=Vss+0.05V		10			μΑ
Segment output current	Іон5	Voh5=0.9·Vdd	SEG0-59			-100	μA
(during DC output)	IOL5	Vol5=0.1·Vdd		100			μA

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, Ta=25°C, VD1/VC1/Vc2/Vc3 are internal voltage, C1-C5=0.2µF, C6-C7=0.4µF

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13	0.8·VDD		Vdd	V
			P00-03, P10-13, P20-23				
High level input voltage (2)	V _{IH2}		RESET, TEST1, TEST2	0.9·VDD		Vdd	V
Low level input voltage (1)	VIL1		K00-03, K10-13	0		0.2·Vdd	V
			P00-03, P10-13, P20-23				
Low level input voltage (2)	VIL2		RESET, TEST1, TEST2	0		0.1·Vdd	V
High level input current	IIH	VIH=3.0V	K00-03, K10-13	0		0.5	μΑ
			P00-03, P10-13, P20-23				
			RESET, TEST1, TEST2				
Low level input current (1)	IIL1	VIL1=VSS	K00-03, K10-13	-0.5		0	μΑ
		No Pull-up	P00-03, P10-13, P20-23				
			RESET, TEST1, TEST2				
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13	-16	-5	-6	μΑ
		With Pull-up	P00-03, P10-13, P20-23				
			RESET, TEST1, TEST2				
High level output current (1)	Іоні	Voh1=0.9·Vdd	R00-03, R10-13			-1.5	mA
			P00-03, P10-13, P20-23				
High level output current (2)	Іон2	Voh2=0.9·Vdd	MOUT			-1.5	mA
Low level output current (1)	IOL1	Vol1=0.1·Vdd	R00-03, R10-13	6			mA
			P00-03, P10-13, P20-23				
Low level output current (2)	IOL2	Vol2=0.1·Vdd	MOUT	6			mA
Common output current	Іон3	Voh3=Vc3-0.05V	COM00-03 (10-13)			-10	μΑ
	IOL3	Vol3=Vss+0.05V		10			μΑ
Segment output current	Іон4	Voh4=Vc3-0.05V	SEG0-59			-10	μΑ
(during LCD output)	IOL4	Vol4=Vss+0.05V		10			μΑ
Segment output current	Іон5	Voh5=0.9·Vdd	SEG0-59			-300	μΑ
(during DC output)	IOL5	Vol5=0.1·Vdd		300			μΑ

7.4 Analog Circuit Characteristics and Power Current Consumption

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, Ta=25°C, VD1/VC1/VC2/VC3 are internal voltage, C1-C5=0.2μF, C6-C7=0.4μF

		CG=25pF, Ta=25°C, VDI/VC			 		
Item	Symbol VC1			Min. 0.95	Typ.	Max.	Unit V
LCD drive voltage	VCI	Connect 1 M Ω load resistor (without panel load)	0.95	1.05	1.15	\ \	
	V _{C2}	Connect 1 MΩ load resistor	2·Vc1		2·Vc1	V	
	VC2	(without panel load)	×0.9		+0.1	\ \ \	
	V _C 3	Connect 1 M Ω load resistor	hetween Vss and Vc3	3.VC1		3·Vc1	V
	V C3	(without panel load)	between vss and ves	×0.9		+0.1	'
SVD voltage	VsvD	SVDS0-3="0"		0.95	1.05	1.15	V
		SVDS0-3="1"		1.05	1.10	1.15	1
		SVDS0-3="2"		1.10	1.15	1.20	1
		SVDS0-3="3"		1.15	1.20	1.25	1
		SVDS0-3="4"		1.20	1.25	1.30	1
		SVDS0-3="5"		1.25	1.30	1.35	1
		SVDS0-3="6"		1.35	1.40	1.45	1
		SVDS0-3="7"		1.55	1.60	1.65	
		SVDS0-3="8"		1.90	1.95	2.00]
		SVDS0-3="9"		1.95	2.00	2.05	
		SVDS0-3="10"	2.00	2.05	2.10		
		SVDS0-3="11"	2.05	2.10	2.15		
		SVDS0-3="12"	2.15	2.20	2.25		
		SVDS0-3="13"	2.25	2.30	2.35	_	
		SVDS0-3="14"		2.45	2.50	2.55	-
GVD : ::	4	SVDS0-3="15"		2.55	2.60	2.65	-
SVD circuit response time	tsvd	Dania - HALT		1.2	100	μS	
Current consumption	IOP	During HALT Normal mode	32.768kHz 76.8kHz		1.2	2.3 3.0	μΑ
		LCD power OFF	153.6kHz		3.4	6.0	μA μA
		During HALT	32.768kHz		2.0	3.5	μΑ
		Normal mode *1	76.8kHz		2.7	4.5	μΑ
		LCD power ON	153.6kHz		4.3	7.5	μΑ
		During HALT	32.768kHz		4.8	8.0	μΑ
		Doubler mode (VDD=1.2V) *1			6.0	10.0	μΑ
		LCD power ON	153.6kHz		10.0	17.0	μΑ
		During HALT	32.768kHz		1.5	2.4	μA
		Halver mode (VDD=3.0V) *1	76.8kHz		1.8	3.0	μA
		LCD power ON	153.6kHz		2.5	4.5	μA
		During execution	32.768kHz		6.0	10.0	μA
		Normal mode *1	76.8kHz		12.0	20.0	μΑ
		LCD power ON	153.6kHz		23.0	35.0	μA
			400kHz (CR oscillation)		85.0	130.0	μA
		During execution	32.768kHz		13.0	20.0	μA
		Doubler mode (VDD=1.2V) *1	76.8kHz		25.0	40.0	μA
		LCD power ON	153.6kHz		45.0	70.0	μA
			400kHz (CR oscillation)		170.0	260.0	μA
		During execution	32.768kHz		3.5	6.0	μA
		Halver mode (VDD=3.0V) *1			7.0	10.0	μA
	1	LCD power ON	153.6kHz		12.0	18.0	μA

^{*1} Without panel load. The SVD circuit is OFF.

7.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, CD=built-in, Ta=25°C

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (V _{DD})		1.1			V
Oscillation stop voltage	Vstp	tstp≤10sec	Normal mode	1.1			V
		(V _{DD})	Doubler mode	0.9			V
Built-in capacitance (drain)	CD	Including the parasi	itic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	∂f/∂V	VDD=0.9 to 3.6V with VDC switching				10	ppm
			without VDC switching			5	ppm
Frequency/IC deviation	∂f/∂IC			-10		10	ppm
Frequency adjustment range	∂f/∂Cg	CG=5 to 25pF	32.768kHz	30	40		ppm
			76.8kHz	20	25		ppm
			153.6kHz	8	10		ppm
Harmonic oscillation start voltage	Vhho	CG=5pF (VDD)	3.6			V	
Permitted leak resistance	Rleak	Between OSC1 an	d Vdd, Vss	200			ΜΩ


OSC3 CR oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, RCR=120k Ω , Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	310kHz	30	%
Oscillation start voltage	Vsta	Normal mode (VDD)	2.2			V
		Doubler mode (VDD)	0.9			V
Oscillation start time	tsta	VDD=2.2 to 3.6V (Doubler mode: VDD=0.9 to 2.2V)			3	mS
Oscillation stop voltage	Vstp	Normal mode (VDD)	2.2			V
		Doubler mode (VDD)	0.9			V

CR oscillation frequency-resistance characteristic



CR oscillation resistance Rcr $[k\Omega]$

7.6 Serial Interface AC Characteristics

Clock synchronous master mode

• During 32 kHz operation

 $\textbf{Condition: Vdd=1.5V, Vss=0V, Ta=25^{\circ}C, Vihi=0.8Vdd, Vill=0.2Vdd, Voh=0.8Vdd, Vol=0.2Vdd, Vol=0.2$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			5	μS
Receiving data input set-up time	tsms	10			μS
Receiving data input hold time	tsmh	5			μS

• During 400 kHz operation

 $\textbf{Condition: Vdd=} 3.0 \text{V, Vss=} 0 \text{V, Ta=} 25 ^{\circ} \text{C, Vih} \text{I=} 0.8 \text{Vdd, Vil} \text{I=} 0.2 \text{Vdd, Voh=} 0.8 \text{Vdd, Vol=} 0.8 \text{Vdd, Vol=} 0.2 \text{Vdd}$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			200	nS
Receiving data input set-up time	tsms	400			nS
Receiving data input hold time	tsmh	200			nS

Clock synchronous slave mode

<Master mode>

• During 32 kHz operation


 $\textbf{Condition: Vdd=}1.5V, Vss=0V, Ta=25^{\circ}C, Vihi=0.8Vdd, Vill=0.2Vdd, Voh=0.8Vdd, Vol=0.2Vdd, Vol=0.$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			10	μS
Receiving data input set-up time	tsss	10			μS
Receiving data input hold time	tssh	5			μS

• During 400 kHz operation

 $\textbf{Condition:} \ \ V\text{dd}=3.0\text{V}, \ V\text{ds}=0\text{V}, \ T\text{a}=25^{\circ}\text{C}, \ V\text{ih}\text{i}=0.8\text{Vdd}, \ V\text{il}\text{i}=0.2\text{Vdd}, \ V\text{oh}=0.8\text{Vdd}, \ V\text{oh}=0.8\text{Vdd}, \ V\text{ol}=0.2\text{Vdd}$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			500	nS
Receiving data input set-up time	tsss	400			nS
Receiving data input hold time	tssh	200			nS



7.7 Melody Generator AC Characteristics

Unless otherwise specified:


VDD=3.0V, Vss=0V, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Play start MT minimum pulse width	ton1		27.4 *1			mS
Frequency selection data set-up time	tsck		10			μS
Melody selection data set-up time	tsms		10			μS
Melody selection data hold time	thms	"Melody change during play is impossible" option	10			μS
Play mode selection data set-up time	t SPM		10			μS
Play start delay time	tв				31.25 *1	mS
Output inverting time	tout	fosc1=76.8, 153.6 kHz			1.68	mS
		fosc1=32.768 kHz			1.96	mS
Play suspension time (1)	t _{E1}		0.0039		♪ 1 beat	Sec
Play suspension time (2)	t _{E2}		♪ 1 beat		♪ 2 beats	Sec
MT=0 minimum pulse width	toff		♪ 1 beat			Sec
MT=1 minimum pulse width	ton2		♪ 1 beat			Sec
Melody changing time during play	tмc	"Melody change during play is possible" option	0		Note	
					length at	
					change	

^{*1} The quantization error becomes smaller than the standard value about by synchronization with the external clock. Therefore, actual time t is as below.


(Standard value - external clock 1 cycle) < t < standard value)

Play start timing



Melody and play mode selections should be done before starting the play (before setting the MT register to "1"), though it is no problem if the set-up time can be maintained.

Play stop timing



Change of melody during playing


When the mask option "possible to change" is selected

MSn (melody selection) melody x melody y


Play output melody x first note in melody y

7.8 Timing Chart


Initial reset



System clock switching



Supply voltage doubler control during heavy load driving




CHAPTER 8 PACKAGE

8.1 Plastic Package


QFP8-160pin

(Unit: mm)




The dimensions are subject to change without notice.

(Unit: mm)



CHAPTER 9 PAD LAYOUT

9.1 Diagram of Pad Layout



Chip thickness: 400 μm Pad opening: 98 μm

9.2 Pad Coordinates

Unit:	

No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	nit: μm Y
1	P03	3250	3304	38	SEG59	-1833	3304	75	SEG29	-1513	-3304	112	K10	3388	-3304
2	P02	3118	3304	39	R00	-3883	3138	76	SEG28	-1383	-3304	113	K03	3883	-2786
3	P01	2988	3304	40	R01	-3883	2980	77	SEG27	-1253	-3304	114	K02	3883	-2655
4	P00	2858	3304	41	R02	-3883	2840	78	SEG26	-1121	-3304	115	K01	3883	-2525
5	COM13	2575	3304	42	R03	-3883	2709	79	SEG25	-991	-3304	116	K00	3883	-2395
6	COM12	2445	3304	43	R10	-3883	2569	80	SEG24	-861	-3304	117	N.C.	3883	-2262
7	COM11	2315	3304	44	R11	-3883	2438	81	SEG23	-731	-3304	118	N.C.	3883	-2086
8	COM10	2184	3304	45	R12	-3883	2308	82	SEG22	-600	-3304	119	N.C.	3883	-1956
9	SEG30	1946	3304	46	R13	-3883	2178	83	SEG21	-470	-3304	120	N.C.	3883	-1779
10	SEG31	1815	3304	47	SC1	-3883	2005	84	SEG20	-340	-3304	121	N.C.	3883	-1604
11	SEG32	1685	3304	48	SC2	-3883	1875	85	SEG19	-210	-3304	122	CA	3883	-1440
12	SEG33	1554	3304	49	SC3	-3883	1745	86	SEG18	-79	-3304	123	CB	3883	-1310
13	SEG34	1424	3304	50	SC4	-3883	1614	87	SEG17	50	-3304	124	CC	3883	-1179
14	SEG35	1294	3304	51	SC5	-3883	1484	88	SEG16	180	-3304	125	CD	3883	-1049
15	SEG36	1164	3304	52	SC6	-3883	1353	89	SEG15	310	-3304	126	Vc3	3883	-919
16	SEG37	1033	3304	53	SC7	-3883	1223	90	SEG14	442	-3304	127	Vc2	3883	-789
17	SEG38	903	3304	54	SC8	-3883	1093	91	SEG13	572	-3304	128	Vcı	3883	-658
18	SEG39	772	3304	55	SC9	-3883	963	92	SEG12	702	-3304	129	V _{D2}	3883	-495
19	SEG40	642	3304	56	SC10	-3883	832	93	SEG11	832	-3304	130	Vss	3883	-329
20	SEG41	512	3304	57	SC11	-3883	702	94	SEG10	963	-3304	131	OSC1	3883	-161
21	SEG42	382	3304	58	SC12	-3883	572	95	SEG9	1093	-3304	132	OSC2	3883	1
22	SEG43	251	3304	59	SC13	-3883	442	96	SEG8	1223	-3304	133	Vd1	3883	159
23	SEG44	121	3304	60	SC14	-3883	311	97	SEG7	1353	-3304	134	OSC3	3883	299
24	SEG45	-9	3304	61	SC15	-3883	181	98	SEG6	1484	-3304	135	OSC4	3883	439
25	SEG46	-139	3304	62	SC16	-3883	50	99	SEG5	1614	-3304	136	Vdd	3883	898
26	SEG47	-269	3304	63	SC17	-3883	-79	100	SEG4	1744	-3304	137	RESET	3883	1051
27	SEG48	-399	3304	64	SC18	-3883	-209	101	SEG3	1874	-3304	138	TEST2	3883	1255
28	SEG49	-530	3304	65	SC19	-3883	-339	102	SEG2	2005	-3304	139	TEST1	3883	1417
29	SEG50	-660	3304	66	SC20	-3883	-470	103	SEG1	2135	-3304	140	MOUT	3883	1605
30	SEG51	-791	3304	67	SC21	-3883	-600	104	SEG0	2265	-3304	141	P23	3883	1764
31	SEG52	-921	3304	68	SC22	-3883	-731	105	COM03	2411	-3304	142	P22	3883	1894
32	SEG53	-1051	3304	69	SC23	-3883	-861	106	COM02	2542	-3304	143	P21	3883	2024
33	SEG54	-1181	3304	70	SC24	-3883	-991	107	COM01	2672	-3304	144	P20	3883	2155
34	SEG55	-1312	3304	71	SC25	-3883	-1121	108	COM00	2802	-3304	145	P13	3883	2285
35	SEG56	-1442	3304	72	SC26	-3883	-1252	109	K13	2997	-3304	146	P12	3883	2415
36	SEG57	-1573	3304	73	SC27	-3883	-1382	110	K12	3127	-3304	147	P11	3883	2545
37	SEG58	-1703	3304	74	SC28	-3883	-1513	111	K11	3257	-3304	148	P10	3883	2676

N.C.: No Connection

EPSON International Sales Operations

AMERICA

S-MOS SYSTEMS, INC.

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

Telex: 176079 SMOS SNJUD

S-MOS SYSTEMS, INC.

EASTERN AREA SALES AND TECHNOLOGY CENTER

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-617-246-3600 Fax: +1-617-246-5443

S-MOS SYSTEMS, INC.

SOUTH EASTERN AREA SALES AND TECHNOLOGY CENTER

4300 Six Forks Road, Suite 430 Raleigh, NC 27609, U.S.A.

Phone: +1-919-781-7667 Fax: +1-919-781-6778

S-MOS SYSTEMS, INC.

CENTRAL AREA SALES AND TECHNOLOGY CENTER

1450 E.American Lane, Suite 1550 Schaumburg, IL 60173, U.S.A.

Phone: +1-847-517-7667 Fax: +1-847-517-7601

EUROPE

- HEADQUARTERS -

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15

80992 Muenchen, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

- GERMANY -

EPSON EUROPE ELECTRONICS GmbH SALES OFFICE

Breidenbachstrasse 46

D-51373 Leverkusen, GERMANY

Phone: +49-(0)214-83070-0 Fax: +49-(0)214-83070-10

- UNITED KINGDOM -

EPSON EUROPE ELECTRONICS GmbH UK BRANCH OFFICE

G6 Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

- FRANCE -

EPSON EUROPE ELECTRONICS GmbH FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

ASIA

- HONG KONG, CHINA -

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, HONG KONG

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

- CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg., 27, No. 69, Gui Jing Road

Caohejing, Shanghai, CHINA

Fax: 21-6485-0775 Phone: 21-6485-5552

- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3

Taipei, TAIWAN, R.O.C.

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

EPSON TAIWAN TECHNOLOGY & TRADING LTD. HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300, TAIWAN, R.O.C.

Phone: 03-573-9900 Fax: 03-573-9169

- SINGAPORE -

EPSON SINGAPORE PTE.. LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Phone: +65-337-7911 Fax: +65-334-2716

- KOREA -

SEIKO EPSON CORPORATION KOREA OFFICE

10F, KLI 63 Bldg., 60 Yoido-Dong

Youngdeungpo-Ku, Seoul, 150-010, KOREA Phone: 02-784-6027 Fax: 02-767-3677

- JAPAN -

SEIKO EPSON CORPORATION **ELECTRONIC DEVICES MARKETING DIVISION**

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "Saving" Technology, Epson electronic devices.

Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.



SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ Electronic devices information on the Epson WWW server

http://www.epson.co.jp