# сmos8-btsinglechip microcomputer E0C88 Family 

## E0C88 Core CPU Manual

## NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency. Please note that "EOC" is the new name for the old product "SMC". If "SMC" appears in other manuals understand that it now reads "EOC".

## E0C88 Core CPU Manual

## PREFACE

This manual explains the architecture, operation and instruction of the core CPU E0C88 of the CMOS 8-bit single chip microcomputer E0C88 Family.
Also, since the memory configuration and the peripheral circuit configuration is different for each device of the E0C88 Family, you should refer to the respective manuals for specific details other than the basic functions.

## CONTENTS

1 OUTLINE ..... 1
1.1 Features ..... 1
1.2 Instruction Set Features ..... 1
1.3 Block Diagram ..... 1
1.4 Input-Output Signal ..... 2
2 ARCHITECTURE ..... 4
2.1 Address Space and CPU Model ..... 4
2.2 ALU and Registers ..... 5
2.2.1 ALU ..... 5
2.2.2 Register configuration .....  5
2.2.3 Flags ..... 6
2.2.4 Complimentary operation and overflow ..... 8
2.2.5 Decimal operation and unpack operation ..... 10
2.2.6 Multiplication and division ..... 11
2.3 Program Memory ..... 12
2.3.1 Configuration of the program memory ..... 12
2.3.2 PC (Program counter) and CB (Code bank register) ..... 13
2.3.3 Bank management ..... 14
2.3.4 Branch instruction ..... 14
2.4 Data Memory ..... 17
2.4.1 Data memory configuration ..... 17
2.4.2 Page registers $E P, X P, Y P$ ..... 18
2.4.3 Stack ..... 18
2.4.4 Memory mapped I/O ..... 20
3 CPU OPERATION AND PROCESSING STATUS ..... 21
3.1 Timing Generator and Bus Control ..... 21
3.1.1 Bus cycle ..... 21
3.1.2 Wait state ..... 22
3.2 Outline of Processing Statuses ..... 23
3.3 Reset Status ..... 24
3.4 Program Execution Status ..... 25
3.5 Exception Processing Status ..... 25
3.5.1 Exception processing types and priority ..... 26
3.5.2 Exception processing factor and vectors ..... 27
3.5.3 Interrupts ..... 27
3.5.4 Exception processing sequence ..... 28
3.6 Bus Authority Release Status ..... 31
3.7 Standby Status ..... 33
3.7.1 HALT status ..... 33
3.7.2 SLEEP status ..... 34
4 INSTRUCTION SETS ..... 35
4.1 Addressing Mode ..... 35
4.2 Instruction Format ..... 39
4.3 Instruction Set List ..... 40
4.3.1 Function classification ..... 40
4.3.2 Symbol meanings ..... 41
4.3.3 Instruction list by functions ..... 42
4.4 Detailed Explanation of Instructions ..... 59
APPENDIX A Operation Code Map ..... 195
B Instruction List by Addressing Mode ..... 198
C Instruction Index ..... 210

## 1 OUTLINE

The E0C88 is the core CPU of the 8-bit single chip microcomputer E0C88 Family that utilizes original EPSON architecture. It has a maximum 16 M bytes address space and high speed, abundant instruction sets. It handles a wide range of operating voltages and features low power consumption. In addition, it has adopted a unified architecture and a peripheral circuit interface for its memory mapped I/O mode to flexibly meet future expansion of the E0C88 Family.

### 1.1 Features

The E0C88 boasts the below features.

| Address space | Maximum 16M bytes |
| :--- | :--- |
| Instruction cycle | $1-15$ cycles (1 cycle = 2 clocks) |
| Instruction set | 608 types |
| Register configuration | Data registers <br> Index registers <br> (One is used as a data register) <br> Program counter |
|  | Stack pointer <br> System condition flag <br> Customize condition flag |
| Exception processing factors | Reset, zero division and <br> interrupt |
| Exception processing vectors | Maximum 128 vectors |
| Standby function | HALT/SLEEP |
| Peripheral circuit interface | Memory mapped I/O system |

### 1.2 Instruction Set Features

(1) It adopts high efficiency machine cycle plus high speed and abundant instruction sets.
(2) Memory management can be done easily by 12 types of addressing modes.
(3) It has effective 16 bit operation functions including address calculation.
(4) It includes powerful decimal operation functions such as a decimal operation mode and pack/unpack instruction.
(5) It supports the realization of various types of special service microcomputers through customized flag instructions.
(6) It is composed of an instruction system that enables relocatable programming, thus permitting easy development of software libraries.

### 1.3 Block Diagram

Figure 1.3.1 shows the E0C88 block diagram.


Fig. 1.3.1
E0C88 block diagram

### 1.4 Input-Output Signal

Tables 1.4.1 (a) and 1.4.1 (b) show the input/output signals between the E0C88 and the peripheral circuits.
Table 1.4.1(a) Input/output signal list (1)

| Type | Name | Signal name | $\mathrm{I} / \mathrm{O}$ | Function |
| :--- | :--- | :--- | ---: | :--- | :--- |
| Power | Power | VDD | I | Inputs the + side power. |

Refer to Chapter 3, "CPU OPERATION AND PROCESSING STATUSES" for the timing of each signal and related information.

Table 1.4.1(b) Input/output signal list (2)

| Type | Name | Signal name | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| Interrupt signal | Non-maskable interrupt | $\overline{\text { NMI }}$ | I | This is an interrupt signal not permitting masking by the software. The input is sensed at the falling edge. |
|  | Interrupt request 3 | $\overline{\text { IRQ3 }}$ | I | This is an interrupt signal permitting masking by the software. <br> The interrupt priority is level 3 and the input is sensed at a LOW level. |
|  | Interrupt request 2 | $\overline{\text { IRQ2 }}$ | I | This is an interrupt signal permitting masking by the software. <br> The interrupt priority is level 2 and the input is sensed at a LOW level. |
|  | Interrupt request 1 | $\overline{\text { IRQ1 }}$ | I | This is an interrupt signal permitting masking by the software. The interrupt priority is level 1 and the input is sensed at a LOW level. |
|  | Interrupt mask | $\overline{\text { IMASK }}$ | I | This is an interrupt mask signal input by the peripheral circuit. When the page section, etc. of the stack pointer configured on the peripheral circuit section is accessed, LOW level is input to this terminal and the below interrupt is masked. $\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ} 3}, \overline{\mathrm{IRQ}} 2, \overline{\mathrm{IRQ} 1}$ |
|  | Interrupt acknowledge | $\overline{\text { IACK }}$ | O | This is a response signal that indicates that an interrupt request has been received. It shifts to LOW level when an interrupt has been received. The peripheral circuit receives this signal and holds the vector address. This signal also shifts to LOW level when exceptional processing is executed by reset and zero division. |
|  | Interrupt flag | $\begin{array}{\|l\|} \hline \mathrm{IOF} \\ \mathrm{I} 1 \mathrm{~F} \\ \hline \end{array}$ | O | A status of the interrupt flag ( $\mathrm{I} 0, \mathrm{I} 1$ ) in the system condition flag (SC) is output. |
| Status signal | First operation code fetch signal | SYNC | O | This is a signal that becomes active when the CPU fetches the first operation code. It shifts to HIGH level during the bus cycle of the first operation code fetch. The interrupt is sampled at the rising edge of this signal. |
|  | Stop signal | $\overline{\text { STOP }}$ | O | This is a signal that becomes low level when the CPU shifts into the following status: <br> - CPU stops by HALT instruction <br> - CPU stops by SLP instruction <br> - The bus authorization has been released by LOW level input to the $\overline{\text { BREQ }}$ terminal. |
|  | Data bus status | $\begin{aligned} & \text { DBS0 } \\ & \text { DBS1 } \end{aligned}$ | O | This is a 2 bit status signal that indicates the data bus status as follows. $$ |

[^0]
## 2 ARCHITECTURE

The E0C88 has a maximum 16M bytes address space and can thus respond to large scale applications. Here we will explain such points as this address space and memory control as well as the configuration of the registers.

### 2.1 Address Space and CPU Model

CPU models of the four types MODEL0 to MODEL3 are set in the E0C88 according to the size of the address space and whether or not there is a multiplication/division instruction. The differences in each model are as shown in Table 2.1.1 and have been designed to permit selection according to the microcomputer service and the scope of the application as per Table 2.1.1.
Either the minimum mode that makes the programming field a maximum 64 K bytes or the maximum mode that makes it a maximum 8 M bytes for MODEL2 and MODEL3 can be selected, depending on the MODE terminal setting of CPU. Figure 2.1.1 shows the memory map concept for each CPU model.

The program memory is managed by dividing the bank for each 32 K bytes and the data memory into one page for each 64 K bytes.

See "2.3 Program Memory" and "2.4 Data Memory".
Note: The memory configuration varies for the respective devices of the E0C88 Family. Refer to the manual for each device.

Table 2.1.1 CPU model

| CPU <br> model | Address <br> space | Multiplication <br> division instruction |
| :---: | :---: | :---: |
| MODEL0 | 64 K bytes | Not available |
| MODEL1 | 64 K bytes | Available |
| MODEL2 | 16 M bytes | Not available |
| MODEL3 | 16 M bytes | Available |

Table 2.1.2 Setting of the operation mode (MODEL2/3)

| MODE | Operation mode | Programming area |
| :---: | :---: | :---: |
| 0 | Minimum mode | Maximum 64 K bytes |
| 1 | Maximum mode | Maximum 8 M bytes |



Fig. 2.1.1 Memory map

### 2.2 ALU and Registers

### 2.2.1 ALU

The ALU (arithmetic and logic unit) performs the operation between the 8 -bit and the 16 -bit data stored in the two types of temporary registers TEMP 0 and TEMP 1. The ALU functions are as indicated in Table 2.2.1.1.

After having been stored in the 16-bit temporary register TEMP 2 , the operation result is either stored in the register/memory or used as address data according to the operation instruction. In addition, the Z (zero) flag, C (carry) flag V (overflow) flag and N (negative) flag are set/reset according to the operation result.

See "2.2.3 Flags".

### 2.2.2 Register configuration

Figure 2.2.2.1 shows the register configuration of the E0C88.

Standard section (Common for MODELO-MODEL3)


Data register $A, B(B A)$
Index (data) register HL , ( H and L )
Index register IX
Index register IY
Program counter
Stack pointer
Base register
System condition flag
Custmize condition flag

## $A$ and $B$ registers

The A and B registers are respective 8 -bit data registers and they perform data transfer and operation with other registers and/or data memories, transfer of immediate data and operations. They are respectively used independently for 8 -bit transfer/operations and used in a BA pair that makes the B register the upper 8 -bit for 16 -bit transfer/operations.

## HL register

The HL register is a 16 -bit index register that is used for indirect addressing of the data memory (specification of the address within the page). It performs 16-bit data transfer and operations with other registers and / or memories.

Table 2.2.1.1 ALU operation functions

| Arithmetic <br> function | Arithmetic <br> instruction | 16-bit <br> operation |
| :--- | :---: | :---: |
| Addition | ADD, ADC | $\bigcirc$ |
| Subtraction | SUB, SBC |  |
| Logical product | AND |  |
| Logical sum | OR |  |
| Exclusive OR | XOR |  |
| Comparison | CP |  |
| Bit test | BIT |  |
| Increment/decrement | INC, DEC |  |
| Multiplication | MLT |  |
| Division | DIV |  |
| Compliment | CPL, NEG |  |
| Rotate | RL, RLC, RR, RRC |  |
| Shift | SLA, SLL, SRA, SRL |  |
| Pack/unpack | PACK, UPCK |  |
| Code extension | SEP |  |

Expansion section (MODEL2, MODEL3)


Fig. 2.2.2.1 Register configuration

It can also be used as a data register by splitting it into respective 8 -bit H and L registers. In this case, the $L$ register can also be used as a displacement at the time of indirect addressing by the IX and IY registers.

See "2.4 Data Memory".
See "4.1 Addressing Mode".

## IX and IY registers

The IX and IY registers are respective 16-bit index registers that are used for indirect addressing of the data memory (specification of the address within the page). They perform 16 -bit data transfer and / or operations with other registers and / or data memories.

See "2.4 Data Memory".
See "4.1 Addressing Mode".

## PC (Program Counter)

The PC is a 16-bit counter register that does the addressing of the program memory and it indicates the following address to be executed. See "2.3 Program Memory".

## SP (Stack Pointer )

The SP is a 16-bit counter register that indicates the stack address (address within the stack page). It performs 16-bit data transfer and / or operations with the other registers and / or data memories. See "2.4.3 Stack".

## BR (Base Register)

The BR is an 8-bit index register and is used for upper 8 -bit address specification within the page at the time of 8 -bit absolute addressing (specifies the lower 8 bits with immediate data.).

See "4.1 Addressing Mode".

## SC (System Condition Flag)

The SC is an 8-bit flag and is configured with $\mathrm{Z}, \mathrm{C}$, V and Z flags that indicate the operation result, D and U flags that set the operation mode, and I0 and I1 flags that set the interrupt priority level.
See "2.2.3 Flags".

## CC (Customize Condition Flag)

The CC is a 4-bit flag that indicates the various types of statuses that are selected by the peripheral circuit. It is set/reset by the peripheral circuit and is used as a branch instruction condition.
See "2.2.3 Flags".

## NB (New Code Bank Register)

The NB register is an 8-bit register that specifies the program memory bank. The NB register is set for the CPU models MODEL2 and MODEL3.

See "2.3 Program Memory".

## CB (Code Bank Register)

The CB register is an 8-bit register that indicates the currently selected bank of the program memory. When the data has been set to the NB register, the data is loaded into the CB register and a new bank is selected.
The CB register is set for the CPU models MODEL2 and MODEL3.

See "2.3 Program Memory".

## EP, XP and YP (Expand Page Registers)

These registers are 8-bit registers that specify the data memory page.
The EP register is used at the time of indirect addressing by the HL register or absolute addressing by the immediate data.
The XP register and YP register are used at the time of indirect addressing by the IX register or indirect addressing by the IY register, respectively. These registers are set by the CPU models MODEL2 and MODEL3.

See "2.4.2 Page registers $E P, X P, Y P$ ". See "4.1 Addressing Mode".

### 2.2.3 Flags

The system condition flag (SC) that indicates such things as the operation result status within the CPU and the customize condition flag (CC) that indicates the peripheral circuit status are set for the E0C88.

## System condition flag (SC)



Fig. 2.2.3.1 System condition flag
Figure 2.2.3.1 indicates the system condition flags and is composed of the register SC that is configured by an 8-bit flag. The system condition flags Z (zero), C (carrier), V (overflow) and N (negative) flags are set/reset according to the operation results and the I0 and I1 (interrupt) flags are set/reset by the interrupt. These flags can also be operated by the below instructions.

| AND | SC,\#nn | (Resets the optional flag) |
| :--- | :--- | :--- |
| OR | $\mathrm{SC}, \# \mathrm{nn}$ | (Sets the optional flag) |
| XOR | $\mathrm{SC}, \# \mathrm{nn}$ | (Inverts the optional flag) |
| LD | $\mathrm{SC}, \# \mathrm{nn}$ | (Flag write) |
| LD | SC,A | (Flag write) |
| POP | SC | (Flag return) |
| RETE |  | (Flag evacuation) |

The Z, C, N and V flags are used for condition judgments at the time of conditional jump / call instruction execution for JRS instructions and / or CARS instructions.

See "4.4 Detailed Explanation of Instructions".
Here following the respective flags are explained.
(1) $Z$ (zero) flag

The Z flag is set to ' 1 ' when the arithmetic instruction execution result has become ' 0 ' and is set at ' 0 ' when the result is other than ' 0 '.
(2) C (carry) flag

When a carry (carry from the most significant bit) has been generated by the execution of an addition instruction, or when a borrow (borrow to the most significant bit) has been generated by the execution of an addition instruction/ comparison instruction, the C flag is set to ' 1 ' and otherwise is set to ' 0 '. However, the C flag will not vary depending on the execution of an 1 addition-subtraction instruction (INC and DEC instructions).
The C flag also varies according to the execution of the rotate/shift instruction.
It is reset to '0' when multiplication-division instructions (MLT and DIV instructions) have been executed.
(3) V (overflow) flag

The V flag is set to ' 1 ' when the result of the operation exceeds the range of the complementary representation by 8 bits or 16 bits and is reset to ' 0 ', when it is within the range. 8 bits become
-128-127 for the range of the complimentary representation and 16 bits become -3276832767.

However, the V flag will not change according to the execution of an logic operation instruction (AND, OR and XOR instructions, excluding cases where the destination is SC) and a 1 increment-decrement instruction (INC and DEC instructions) even within an operation instruction. When a multiplication instruction (MLT instruction) has been executed, it is reset to ' 0 '. When a division instruction (DIV instruction) has been executed, it is set to ' 1 ' when the quotient is exceeded the 8-bit data range. The V flag indicates the overflow of a complementary operation, in contrast to the fact that the C flag indicates an over (under) flow of an absolute value operation.

When performing a complimentary operation that is likely to overflow, the V flag must be checked and the operation result corrected when it is ' 1 '.
See "2.2.4 Complimentary operation and overflow".
(4) $N$ (negative) flag

When the result of a performed operation is minus (The most significant bit is ' 1 '), N flag is set to ' 1 ' and when it is plus (The most significant bit is ' 0 '), N flag is reset to ' 0 '. However, the N flag does not change according to the execution of an 1 increment-decrement instruction (INC and DEC instructions).
(5) D (decimal) flag

The D flag is the bit that sets the CPU such that it performs a decimal operation (The operation result is decimal corrected) at the time of execution of an 8-bit addition subtraction instruction. Setting it to '1' causes it to perform a decimal operation and it performs a hexadecimal operation at ' 0 '.
See "2.2.5 Decimal operation and unpack operation".
(6) U (unpack) flag

The U flag is the bit that sets the CPU such that it performs an unpack operation (executes the operation for the upper 4 bits as ' 0 ') upon execution of an 8 -bit addition-subtraction operation. Setting it to ' 1 ' causes it to perform a unpack operation and it performs a 8 -bit operation at '0'.
See "2.2.5 Decimal operation and unpack operation".
(7) I0 and I1 (interrupt) flags

The I0 and I1 flags are the bits that set the interrupt priority level. The CPU accepts interrupts that are set higher level than interrupt priority level set with these two bits. Also when an interrupt is generated, it is automatically set to new value that it will mask the interrupts for that level and below. See "3.5.3 Interrupts".

We have indicated the flags that change due to execution of an instruction by " $\downarrow$ " in the instruction set lists and other documents. The D and U flags have a " $\star$ " attached to them, indicating that those instructions permit decimal operations and unpack operations.

Customize condition flag (CC)


Fig. 2.2.3.2 Customize condition flag
The customize condition flags are as shown in Figure 2.2.3.2 and consist of the CC registers that are made up of 4-bit flags.
Each of the CC flags consist of the names F0-F3 and vary according to the signals that are input to the F0-F3 terminals of the E0C88 from the peripheral circuit. Since the signal indicating the status of the peripheral circuit is input here, the program can be branched according to the status of the peripheral circuit reflected for each flag. The E0C88 has been conceived to permit special purpose microcomputers to be created easily. The CC flag is used for condition judgment at the time of a conditional jump/call instruction execution of a JRS instruction and / or a CARS instruction.

See "4.4 Detailed Explanation of Instructions".

### 2.2.4 Complimentary operation <br> and overflow

Complementary representations are used within the E0C88 for the handling of minus data. Here following we will explain about operations using complimentary expressions and compliments.

## Compliments

When a minus number is handled by the microcomputer a complimentary representation is generally used. Compliments contain two types of expressions, 1 compliment and 2 compliment type. Normally when referring simply to a compliment the 2 compliment type is indicated. In the E0C88 as well, a minus number is expressed by 2 compliments.

Compliments of the optional number N are expressed by the following expression and the range where a 2 compliment representation is permissible is -128-127 in the case of 8 bits and $-32768-32767$ in the case of 16 bits. The range where a 1 compliment representation is possible is $-127-127$ in the case of 8 bits and -32767-32767 in the case of 16 bits.
When an complement representation is used, the most superior bit of the minus number must absolutely become ' 1 ', the content of the most superior bit is reflected in the N (negative) flag.

In addition, the "CPL" instruction (conversion to 1 compliment) and a "NEG" instruction (conversion to 2 compliments) are prepared for conversion of 8 bits data to compliment. The "SEP" instruction is prepared for expanding the 8 bit compliment to 16 bits.

Example: NEG instruction and SEP instruction

| Instruction |  | B reg. | A reg. | N flag |
| :--- | :---: | :---: | :---: | :---: |
| LD | A,\#127 | 00000000 | 01111111 | 0 |
| NEG | A | 00000000 | 10000001 | 1 |
| SEP |  | 11111111 | 10000001 | 1 |


| 8-bit | $-\mathrm{N}=2^{8}-\mathrm{N}=256-\mathrm{N}$ | 8-bit | $-\mathrm{N}=2^{8}-1-\mathrm{N}=255-\mathrm{N}(=\overline{\mathrm{N}})$ |
| :---: | :---: | :---: | :---: |
| 127 | $=01111111 \mathrm{~b}$ | 127 | $=01111111 \mathrm{~b}$ |
| 126 | $=01111110 \mathrm{~b}$ | 126 | $=01111110 \mathrm{~b}$ |
|  | : |  | : |
| 2 | $=00000010 \mathrm{~b}$ | 2 | $=0000$ 0010b |
| 1 | $=00000001 \mathrm{~b}$ | 1 | $=00000001 \mathrm{~b}$ |
| 0 | $=00000000 \mathrm{~b}$ | 0 | $=0000$ 0000b |
| -1 | $=11111111 \mathrm{~b}(=100000000 \mathrm{~b}-00000001 \mathrm{~b})$ | -1 | $=11111110 \mathrm{~b}(=11111111 \mathrm{~b}-0000$ 0001b $)$ |
| -2 | $=11111110 \mathrm{~b}(=100000000 \mathrm{~b}-00000010 \mathrm{~b})$ | -2 | $=11111101 \mathrm{~b}(=11111111 \mathrm{~b}-00000010 \mathrm{~b})$ |
|  | : |  |  |
| -127 | $=10000001 \mathrm{~b}(=100000000 \mathrm{~b}-01111111 \mathrm{~b})$ | -126 | $=10000001 \mathrm{~b}(=11111111 \mathrm{~b}-01111110 \mathrm{~b})$ |
| -128 | $=10000000 \mathrm{~b}(=100000000 \mathrm{~b}-10000000 \mathrm{~b})$ | -127 | $=10000000 b(=11111111 \mathrm{~b}-01111111 \mathrm{~b})$ |
| 16-bit | $-\mathrm{N}=2^{16}-\mathrm{N}=65536-\mathrm{N}$ | 16-bit | $-\mathrm{N}=2^{16}-1-\mathrm{N}=65535-\mathrm{N}(=\overline{\mathrm{N}})$ |
| 32767 | $=0111111111111111 \mathrm{~b}$ | 32767 | = 0111111111111111 b |
| 32766 | $=0111111111111110 \mathrm{~b}$ | 32766 | = 0111111111111110 b |
|  | : |  | : |
| 2 | $=0000000000000010 \mathrm{~b}$ | 2 | $=0000000000000010 \mathrm{~b}$ |
| 1 | $=0000000000000001 \mathrm{~b}$ | 1 | $=0000000000000001 \mathrm{~b}$ |
|  | $=0000000000000000 \mathrm{~b}$ | 0 | $=0000000000000000 \mathrm{~b}$ |
|  | $=1111111111111111 \mathrm{~b}$ |  | $=1111111111111110 \mathrm{~b}$ |
|  | 1000000000000 0000b- 000000000000 0001b) |  | ( $1111111111111111 \mathrm{~b}-000000000000$ 0001b) |
|  | $=1111111111111110 \mathrm{~b}$ |  | $=1111111111111101 \mathrm{~b}$ |
|  | $10000000000000000 b-000000000000$ 0010b) |  | = $11111111111111111 \mathrm{~b}-000000000000$ 0010b) |
|  | : |  | : |
| -32767 | $=1000000000000001 \mathrm{~b}$ | -3276 | = 1000000000000001 b |
|  | $10000000000000000 b-0111111111111111 \mathrm{~b}$ ) |  | ( $1111111111111111 \mathrm{~b}-0111111111111110 \mathrm{~b})$ |
| -32768 | $=1000000000000000 \mathrm{~b}$ | -3276 | $=1000000000000000 \mathrm{~b}$ |
|  | $10000000000000000 b-1000000000000000 b$ ) |  | $=1111111111111111 \mathrm{~b}-0111111111111111 \mathrm{~b}$ ) |

Compliment expression and V (overflow) flag In the case of an operation by an absolute value such as an address operation, a correct operation result is obtained in the range of $0-255$ with 8 bits and in the range of $0-65535$ with 16 bits. When an overflow or an underflow has occurred due to an operation and it misses the range, the C (carrier) flag is set to ' 1 '.
The correct operation result range when the operands have become compliments is $-128-127$ for 8 bits and $-32768-32767$ for 16 bits and whether operation result is correct or not cannot only be judged by the C flag. To perform this judgment, the V (overflow) flag is set and the V flag is set to ' 1 ', when it has exceeded the compliment representation range.
Since the ALU does not differentiate absolute operations and complementary operations, the setting/resetting of the C flag and V flag is done by whether or not the operation result is within the above mentioned range. Consequently, when the V flag may also be set to ' 1 ' for absolute value operations.

Since in this case the V flag has no meaning, the V flag must not be verified by the program. Since only a complimentary operation can judge an overflow by the V flag, you should judge it by whether or not the data handled by the application has an attached code.
Here following are indicated examples of 8-bit operations and the changes of the V and C flags resulting from their operation results.
Example:
Addition example (ADD A,B)

| A reg. | B reg. | Result (A reg.) | V flag | C flag |
| :---: | :---: | :---: | :---: | :---: |
| 01011010 | 10100101 | 11111111 | 0 | 0 |
| 01011011 | 10100101 | 00000000 | 0 | 1 |
| 01011011 | 00100101 | 10000000 | 1 | 0 |

Subtraction example (SUB A,B)

| A reg. | B reg. | Result (A reg.) | V flag | C flag |
| :---: | :---: | :---: | :---: | :---: |
| 01011010 | 01011010 | 00000000 | 0 | 0 |
| 01011010 | 01011011 | 11111111 | 0 | 1 |
| 01011010 | 11011010 | 10000000 | 1 | 1 |

### 2.2.5 Decimal operation

## and unpack operation

When executing the below 8-bit arithmetic instructions on the E0C88, you can set it to perform decimal operations in addition to the normal hexadecimal operations, unpack operations and operations by combinations of these. These settings are done by the D (decimal) flag and the U (unpack) flag.

Arithmetic instructions permitting 10 decimal and unpack operations
ADD, ADC, SUB, SBC, NEG

They are all 8-bit arithmetic instructions and attaching a " $\star$ " to the D flag and U flag sections in the instruction set list indicates that a decimal operation and unpack operation is possible.

## Decimal operation

When the arithmetic instruction (ADD, ADC, SUB, SBC or NEG) has been executed in the status where the D flag is set to ' 1 ', a decimal operation can be done. The operation result is obtained by the BCD (binary-coded decimal) code.
When a decimal operation is done, an "OR SC, \#00010000B" or similar instruction sets the D flag to ' 1 ' and the operands to BCD code prior to execution the arithmetic instruction. When the operands are not in BCD code, the correct result may sometimes not be obtained.

- SC flag at the time of a decimal operation Following execution of the decimal operation, the $\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}$ flags of the SC are set according to the operation result, as shown below.
N: Always Reset (0)
V: Always Reset (0)
C: When there has been a carry from the 2-digit decimal value or a borrow to the 2-digit decimal value

Set (1)
When there has not been Reset (0)
Z: When the operation result $=0 \quad$ Set (1) When the operation result $=0 \quad$ Reset (0)

Examples:

| Instruction | Setting value |  | Result | SC |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A reg. | B reg. | A reg. | N | V | C | Z |
| ADD A,B | 55 | 28 | 83 | 0 | 0 | 0 | 0 |  |
| ADD A,B | 74 | 98 | 72 | 0 | 0 | 1 | 0 |  |
| SUB | A,B | 55 | 55 | 00 | 0 | 0 | 0 | 1 |
| SUB | A,B | 55 | 28 | 27 | 0 | 0 | 0 | 0 |
| SUB | A,B | 74 | 98 | 76 | 0 | 0 | 1 | 0 |

bits of operands are disregarded (considered as '0) and the operation for the lower 4 bits alone is done.

## Unpack operation

When executing an 8-bit arithmetic (ADD, ADC, SUB, SBC, NEG) instruction by setting the U flag to '1', you can perform the operation in the below indicated unpack format.
The unpack operation disregards the upper 4-bit data and performs the operation for the lower 4 bits alone. After execution, only the operation results for the lower 4 bits are output and ' 0 ' is output for the upper 4 bits.
Since the unpack operation stores 1 digit of data for the memory address, the digit matching of the operand can be done easily. (The digit matching in this case, becomes memory address pointing alone.)


- SC flag at the time of an unpack operation

Since an unpack operation is only affects the lower 4-bit data, the SC flag also changes according to the operation result for the lower 4 bits. Following execution of the unpack operation, the $\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}$ flags of the SC are set according to the operation result, as shown below.

N : When the $2^{3}$ bit is ' 1 '
Set (1)
When the $2^{3}$ bit is ' 0 '
Reset (0)
V: When it exceeds the 4-bit complementary range (-8 to 7)

Set (1)
When it is within the range Reset (0)
C: When there has been a carry from the $2^{3}$ bit and a borrow to the $2^{3}$ bit Set (1)
When there has not been
Reset (0)
Z: When the lower 4 bits $=0$
Set (1)
Reset (0)

| Example: ADD A,B <br> Setting value |  |  |  | Result |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC |  |  |  |  |  |  |
| A reg. | B reg. | A reg. | N | V | C | Z |
| 20 H | D0H | 00 H | 0 | 0 | 0 | 1 |
| 2 EH | 53 H | 01 H | 0 | 0 | 1 | 0 |
| C7H | 52 H | 09 H | 1 | 1 | 0 | 0 |

- Auxiliary unpack operation instruction
"PACK" and "UPCK" instructions have been prepared that mutually convert the unpack format and the pack format (normal 8-bit data format), permitting easy format conversion.


## PACK instruction:

Converts the unpack format data of the BA register into pack format and stores it in the A register.


Example: PACK instruction

| Setting value <br> BA reg. | Result | A reg. |  | N V C Z |
| :---: | :---: | :---: | :---: | :---: |
| 38 C 4 H | 84 H | Unchanged |  |  |

## UPCK instruction:

Converts the 8-bit data of the A register into unpack format and stores it in the BA register.


| Example: UPCK instruction |  |  |  |
| :---: | :---: | :---: | :---: |
| Setting value | Result | SC |  |
| A reg. | BA reg. | N V C Z |  |
| 84 H | 0804 H | Unchanged |  |

### 2.2.6 Multiplication and division

The E0C88 MODEL1 and MODEL3 possess multiplication and division functions. In MODEL0 and MODEL2, these functions and the multiplication/division instructions explained below cannot be used.

## Multiplication

Multiplication is done using the MLT instruction. When executing an MLT instruction, a L register $\times$ A register operation is performed and the product is stored in the HL register. The $\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}$ flags of the SC are set as following according to this operation result.

N : When the MSB of
the HL register (product) is ' 1 ' Set (1)
When it is ' 0 '
V: Always
Reset (0)

C: Always
Reset (0)

Z : When the HL register (product)
$\begin{array}{ll}\text { is } 0000 \mathrm{H} & \text { Set (1) } \\ \text { When other than } 0000 \mathrm{H} & \operatorname{Reset}(0)\end{array}$
Here below are shown execution examples of the MLT instruction.

| Example: <br> Setting value | (Result: HL reg. = product) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Result | SC |  |  |  |  |  |
| L reg. | A reg. | HL reg. | N | V | C | Z |
| 00 H | 64 H | 0000 H | 0 | 0 | 0 | 1 |
| 64 H | 58 H | 2260 H | 0 | 0 | 0 | 0 |
| C8H | 58 H | 44 COH | 0 | 0 | 0 | 0 |
| A5H | 93 H | 5 EBFH | 0 | 0 | 0 | 0 |
| C8H | A5H | 80 E 8 H | 1 | 0 | 0 | 0 |

Since multiplication handles the above set value as 8 -bit data without a sign and an operation without a sign is executed, the N flag that is set according to the operation result does not indicate a sign.
Consequently, even when negative number are multiplied with each other such as $\mathrm{C} 8 \mathrm{H} \times \mathrm{A} 5 \mathrm{H}$ in the above mentioned example, the N flag may at times not be set to ' 0 '.

## Division

Division is done using the DIV instruction. When executing the DIV instruction, an HL register $\div$ A register operation is executed, the quotient being stored in the $L$ register and the remainder in the H register.
When the quotient exceeds 8 bits, the V flag (overflow) is set and the content of the HL register is held by the preceding dividend.
When a DIV instruction is executed by setting the A register to '0', a zero division exception processing is generated.
The N/V/C/Z flags of the SC are set as follows, according to the result of this operation.

N : When the MSB of
the L register (quotient) is ' 1 ' Set (1)
When it is ' 0 '
Reset (0)
V : When the quotient is not restricted to 8 bits or less
When it is restricted
C: Always
Z: When the L register (quotient) is 00 H
When it is other than 00 H

Example: SC operating examples

| Setting value |  |  |  |  | SC |  |  |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HL reg. | reg. | $N$ | $V$ | $C$ | $Z$ |  |  |  |  |
| nz | nz | $\hat{\imath}$ | $\hat{\imath}$ | 0 | $\hat{\imath}$ |  |  |  |  |
| 0000 H | nz | 0 | 0 | 0 | 1 |  |  |  |  |
| nz | 00 H | 1 | 1 | 0 | 0 |  |  |  |  |
| 0000 H | 00 H | 1 | 1 | 0 | 0 |  |  |  |  |$]$| Zero division exception |
| :--- |
| processing has occured |

$n z$ indicates other than ' 0 ' of 8 -bit or 16 -bit data.

- Division and multiplication execution examples Below are indicated execution examples of DIV instructions.

| Setting value |  |  |  | Result |  |  |  | SC |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HL reg. | A reg. | L reg. | H reg. | A reg. | N | V | C | Z |  |  |  |
| 1 A 16 H | 64 H | 42 H | 4 EH | 64 H | 0 | 0 | 0 | 0 |  |  |  |
| 332 CH | 64 H | 83 H | 00 H | 64 H | 1 | 0 | 0 | 0 |  |  |  |
| 0000 H | 58 H | 00 H | 00 H | 58 H | 0 | 0 | 0 | 1 |  |  |  |
| 0301 H | 02 H | 01 H | 03 H | 02 H | 1 | 1 | 0 | 0 |  |  |  |

$($ Result: L reg. $=$ quotient, H reg. $=$ remainder $)$
Since the quotient exceeds 8 bits in the $0301 \mathrm{H} \div$ 02 H in the above example, the value of the HL register is held and the result is not output. In cases such as this, it performs the division by separating the dividend into the upper 8 bits and the lower 8 bits as shown below.
<An execution example of $0301 \mathrm{H} \div 02 \mathrm{H}$ >


### 2.3 Program Memory

### 2.3.1 Configuration of <br> the program memory

The first 8 M bytes (address $000000 \mathrm{H}-7 \mathrm{FFFFFH}$ ) within the 16 M byte of address space of the E0C88 are designed to be used as a programming field. However, since the address space is limited to a maximum 64 K bytes for MODEL0 and MODEL1, the programming field is also limited to that or less.


Fig. 2.3.1.1 Configuration of program memory
The E0C88 has adopted a bank mapping system to manage memory that exceeds the 64 K bytes logic space of the 8 -bit CPU. The maximum 8 M bytes program memory is respectively divided into 32 K bytes banks from bank 0 up to bank 255.
They are laid out on the 64 K bytes logic space, such that two banks logically continue as the address $0000 \mathrm{H}-\mathrm{FFFFH}$. It executes the program within that address space. The addressing within the logic space is done by the PC (program counter).
The bank 0 (address $000000 \mathrm{H}-007 \mathrm{FFFH}$ ) as a common bank in the logic space address $000000 \mathrm{H}-$ 007FFFH. It normally becomes fixed for this physical address. The address $000000 \mathrm{H}-0000 \mathrm{FFH}$ is allocated by the exception processing (such as interrupt) vector.

See "3.5.2 Exception processing factor and vectors".
Since the common area is fixed, there is no need to allocate an exception processing vector for each bank. General purpose subroutines can also be described into the common area.

The selected bank is laid out by the CB (code bank) register in the latter half address $8000 \mathrm{H}-\mathrm{FFFFH}$ bank area.
The banks that it lays out in this section can be optionally selected by the program. However, for MODEL0 and MODEL1, they are fixed in bank 1 and for the minimum modes of MODEL2 and MODEL3, they are fixed in one optionally selected bank.

### 2.3.2 PC (Program counter) and CB (Code bank register)

The PC (program counter) holds the program address to be executed. The PC content is the address within the 64 K bytes logic space and it addresses as program memory logically continuing each 32 K common area and bank area each that is not continued by a physical address.
The common area is fixed to bank 0 of the physical address, but one optional bank from among 256 banks can be selected for the bank area (MODEL2 and MODEL3).
$C B$ (code bank) is the register that indicates the bank address (0-255) allocated to this bank area. The physical address that is output to the address bus to actually access the memory is created within the CPU as shown in Figure 2.3.2.1.

Common area access (0000H-7FFFH)


Fig. 2.3.2.1 Logic address and physical address (MODEL2/3)

As shown in the figure, 15 bits excluding the most significant bit are output to the address bus within the 16 -bit PC. Its content is output to the address bus A00-A14. The most significant bit of the PC indicates the common area at ' 0 ' and the bank area at ' 1 ', and this content determines whether or not it will output CB to the address bus. In the case of the common area, 00 H is output to $\mathrm{A} 15-\mathrm{A} 22$ of the address bus and in the case of the bank area, the content 8 bits of the CB are output. A23 of the address bus is for the exclusive use of data memory area and it always outputs ' 0 ' at the time of maximum 8 M byte program memory access. As indicated above, since the most significant bit of the PC is not output to the address bus, you should be aware of this at the time of system development.
The PC content is output as is for MODEL0 and MODEL1, because the address bus is 16 bits.

Value of program counter when "LD BA, PC" or "LD HL, PC" instruction is executed The instruction "LD BA, PC" and "LD HL, PC" load the current value of the program counter into the BA and HL registers, respectively. Remember that when the processor fetches one of these load instruction, it increments the program counter by two to point to next instruction. So when "LD BA, PC" or "LD HL, PC" is executed, the value of the program counter that is loaded is not the address of the load instruction, but the address of the instruction following it. In other words, $\mathrm{PC}=<$ Address of load instruction $>+2$. For example, if the instruction "LD BA, PC" is at address $100 \mathrm{H}, 102 \mathrm{H}$ is loaded into the BA register.

### 2.3.3 Bank management

The execution of the program is basically limited to within the bank allocated to the logic space. The bank is only modified at the time of a branch instruction is executed when another bank is specified by a program.

## Note: The CB will not be updated even if the PC count has been overflow by the program execution. It will be reexecuted from the beginning of the common area.

Here following we will explain the bank specification method and the operation during branch instruction execution.
In addition, the items indicated related to bank modification are summarized for only MODEL2 and MODEL3.

## Bank setting at the time of resetting

At the time of the initial resetting, the CB is initialized to ' 1 ' and bank 1 is allocated to the bank area.
Since the common area is fixed to bank 0 , the logic address becomes the same as the physical address. This setting is specified by another bank in the program and is not modified until the branching is actually executed by the branch instruction.

## Bank specification

The CB that indicates the bank that has been selected cannot be directly modified by the program.
The NB (new code bank) register has been prepared for bank specification and it writes the bank address ( $0-255$ ) of the branch address before executing the branch instruction.

| LD | $\mathrm{NB}, \mathrm{A}$ | (specified by the A register) |
| :--- | :--- | :--- |
| LD | $\mathrm{NB}, \# \mathrm{bb}$ | (specified by the 8-bit immediate data) |

The content of the NB is loaded into the CB at the point where the branching is actually done by execution of the branch instruction there following and a new bank is selected for the bank area. When the conditions to not fit for a condition jump or the like, branching is not done and the content of the CB is conversely loaded into the NB. Consequently, it is set up, such that when it executes a branch instruction instead of setting the value for the NB, at that point it will branch into the logic space.


Fig. 2.3.3.1 Bank modification

### 2.3.4 Branch instruction

Branch instruction modifies the PC and CB to branch the program to an optional address. The types of branch instructions are classified as follows, according to their operation differences.

Table 2.3.4.1 Types of branch instructions

| Type | Condition | Instruction |
| :--- | :---: | :---: |
| PC relative jump | Conditional <br> Unconditional | JRS, JRL, DJR |
| Indirect jump | Unconditional | JP |
| PC relative call | Conditional <br> Unconditional | CARS, CARL |
| Indirect call | Unconditional | CALL |
| Return | Unconditional | RET, RETS, RETE |
| Software interrupt | Unconditional | INT |

There are unconditional branch instructions that also unconditionally branch into the respective above mentioned instructions and several types of conditional branch instructions that branch according to the flag status.
When the condition for a conditional branch instruction has not been met, it does not branch and instead executes the instruction following that branch instruction.

> See "4.4 Detailed Explanation of Instructions".

## PC relative jump instruction (JRS, JRL, DJR)

The PC relative jump is an instruction that adds the relative address that is specified by the operand for the PC and is branched to that address. It permits relocatable programming.
The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes. The relative address that can be specified is the range of -128-127 where the "JRS" instruction is an 8-bit complementary and -32768-32767 where the "JRL" instruction is a 16-bit complementary. In addition, the branch destination address that is added to the PC becomes the logic address for this relative address.


Fig. 2.3.4.1 PC relative jump operation

It can be branched to another bank by prior setting of the NB, but the branch destination strictly cannot specify a physical address within the logic space.
Figure 2.3.4.1 shows the operation of the PC relative jump.

The "JRS" instruction is set by an unconditional jump and 20 types of conditional jump instructions.
The "JRL" instruction is set by an unconditional jump and 4 types of conditional jump instructions.
The "DJR NZ,rr" instruction does ' 1 ' subtraction of $B$ register and when the corresponding result is other than ' 0 ', it executes the "JRS" unconditional jump instruction.
This instruction permits the simple entry of the repeat routine for that initial value portion making $B$ register the counter.

Example: Wait routine for a 50 cycle time
LD B,\#12 ;Sets the initial value for the B register (2 cycle) DJR NZ,\$ ;Repeats until the B register becomes '0' (48 cycle)

## Indirect jump instruction (JP)

The indirect jump is the instruction that indirectly specifies branch destination address.
The "JP [kk]" instruction loads the content of the address $00 \mathrm{kk}(\mathrm{kk}=00 \mathrm{H}-\mathrm{FFH}$, page is fixed at 0$)$ of the memory into the lower 8 bits of the PC and loads the content of the address $00 \mathrm{kk}+1$ of the memory into the upper 8 bits of the PC, then unconditionally branches into those addresses. The address 00 kk it specifies here is set up as the vector field for exception processing and software interrupts.

The "JP HL" instruction unconditionally branches the content of the HL register as an address. Since this instruction can convert operation results as they are into branch destination addresses, it is effective for such things as the creation of jump tables.

## PC relative call instruction (CARS, CARL)

The PC relative call is the instruction that adds the relative address specified by the operand to the PC and calls subroutines from that address.
The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes. The relative address that can be indicated are the ranges $-128-127$ where the "CARS" instruction is an 8-bit complimentary indication and -32768-32767 where the "CARS" instruction is an 16-bit complimentary indication.
In addition, since this relative address is added to the PC, the branch destination banks becomes the logic address.
Branching to other addresses as well can be done by prior setting of the NB, but the branch destination strictly cannot specify a physical relative address within a logic space.
At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) is pushed into the stack as return information.
In the maximum mode of MODEL2/3, in addition to the PC value, the CB value is also pushed onto the stack. When returning from a subroutine, the program sequence returns to the bank where the subroutine was called.

In the minimum mode of MODEL2/3, only the PC value is pushed onto the stack, as with MODEL0/1. Consequently, program memory of 64 K bytes or more cannot be used. Figure 2.3.4.2 shows the PC relative call operation.
The "CARS" instruction is set by an unconditional call and 20 types of conditional call instructions. The
"CARL" instruction is set by an unconditional call and 4 types of conditional call instructions.


Fig. 2.3.4.2 PC relative call operation

## Indirect call instruction (CALL)

The indirect call is a call instruction that indirectly specifies the subroutine address.
The "CALL [hhll]" instruction loads the content of the memory address hhll (hhll $=0000 \mathrm{H}-\mathrm{FFFFH}$, page is specified by EP register) into the lower 8 bits of the PC and loads the content of the memory address hhll +1 into the upper 8 bits of the PC to unconditionally call the subroutines for those addresses. At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) and the CB value (in case of the MODEL2 / 3 maximum mode) are pushed into the stack as return information.

Return instructions (RET, RETS and RETE) A return instruction is an instruction for returning to the routine called from the subroutine accessed by the call instruction. The return instruction pops the PC value (top address of the instruction following the call instruction) that was pushed onto the stack on executing the subroutine call to the program counter PC.
In the maximum mode of MODEL2/3, the CB value is also popped from the stack and the program returns to the bank where the subroutine was called.

In the minimum mode of MODEL2/3, only the PC value is popped, as with MODEL0/1. When the bank is changed at the time of the execution or after execution of the call instruction, return to the correct address is impossible even if the return instruction is executed.
The "RET" instruction returns the processing to the top address of the instruction following the call instruction with the return information as is.
Since the "RETS" instruction returns by adding a ' 2 ' to the PC value of the return information, it can skip the 1 byte instruction following the call instruction.


Fig. 2.3.4.3 Return from subroutine

The "RETE" instruction is the return instruction exclusively for the software interrupt routine and exception processing routine and differs from the "RET" instruction in that the content of the SC (system condition flag) is contained in the return information.

See "3.5 Exceptional Processing Status".

## Software interrupt instruction (INT)

The software interrupt instruction "INT [kk]" is an instruction that specifies the vector address of the address $00 \mathrm{kk}(\mathrm{kk}=00 \mathrm{H}-\mathrm{FFH}$, page is fixed at 0 ) to execute its interrupt routine. It is a type of indirect call instruction, but the SC (system condition flag) is also pushed into the stack before branching.
Consequently, the interrupt routines executed by this instruction must invariably return by the "RETE" instruction.

See "3.5 Exceptional Processing Status".

Value of program counter when relative branch instruction is executed

## JRS, CARS and DJR instructions

The JRS, CARS and DJR instructions are signed 8-bit relative branch instructions in which relative address $\mathrm{rr}(-128$ to 127$)$ added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:
$<$ Branch address $>=<$ Address of branch instruction>+rr + (n-1)
$\mathrm{n} . .$. length of the branch instruction For example, if the instruction "JRS LE,rr" is at address 100 H , branch address is set to $102 \mathrm{H}+\mathrm{rr}$.

## JRL and CARL instructions

The JRL and CARL instructions are signed 16-bit relative branch instructions in which relative address qqrr ( -32768 to 32767 ) added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:
$<$ Branch address $>=<$ Address of branch instruction> + qqrr + 2
For example, if the instruction "JRL C,qqrr" is at address 100 H , branch address is set to $102 \mathrm{H}+$ qqrr.

### 2.4 Data Memory

### 2.4.1 Data memory configuration

Everything within the address space (maximum 16 M bytes) of the E0C88, with the exception of the field it uses as program memory can be used as data memory.
RAM, display memory, I/O memory controlling the peripheral circuits and like memory is laid out in the data memory field.
The data memory is managed by making 64 K bytes one page. Figure 2.4.1.1 shows the data memory configuration.

Since the address space is 64 K bytes, it is not necessary to consider management by page for MODEL0/1. MODEL2/3 is configured with 255 pages (maximum).


Fig. 2.4.1.1 Data memory configuration


Fig. 2.4.2.1 Data memory addressing

### 2.4.2 Page registers $\operatorname{EP}, \mathbf{X P}, \boldsymbol{Y P}$

The physical space of the data memory is logically delimited into 64 K bytes of page. Consequently, the upper 8 bits of the physical address are managed as page sections and the lower 16 bits as logical addresses. The address specification within a page is done primarily by index register and immediate data according to the addressing mode. The 3 page registers EP, XP and YP are set for specification of the page sections in MODEL2 and MODEL3. They are appropriately used according to the addressing mode specification. Figure 2.4.2.1 shows the correspondence of the page registers with the addressing modes.

> See "4.1 Addressing Mode".

### 2.4.3 Stack

The stack is memory that is accessed in the LIFO (Last In, First Out) format and in the E0C88 it is allocated to the RAM field of the data memory. When a subroutine call, exception processing (interrupt), or the like has been generated, the stack is used for register information evacuation by the CPU. In addition, it can effect such operations as register evacuation at an optional program location.
Here following we will describe the storing of data in a stack as "push" and the removal of stored data as "pop".

## Stack pointer SP

Data is sequentially pushed from the uppermost address of the stack and, conversely, when data will be removed it is popped in order, from the last pushed data. The register that indicates the stack address that does this push and pop is the SP (stack pointer).
The SP is subtracts ' 1 ' (pre-decrement) by one byte data push and adds '1' (post-increment) by one byte data pop.


Fig. 2.4.3.1 Operation of stack

The stack position within the physical memory decided by the SPP0-SPP7 (stack pointer page) signal that is input to the core CPU from the peripheral circuit as a page address and when the stack is accessed, the content of the SPP0-SPP7 is output as is to the page section (A16-A23) of the address.
The address within that page is specified by SP. Generally, setting the address 0000 H as the initial value of the SP causes the data to be sequentially pushed toward the lower address from the final address FFFFH of that page.

Note: Since the SP (stack pointer) is undefined at the time of the initial resetting, you should be sure to initialize using the program ("LD SP,**" instruction) before the stack is used.

## Subroutine call and stack

When executing a call instruction, the top address of the instruction following the call instruction and the CB (in case of MODEL $2 / 3$ maximum mode) are pushed into the stack as return addresses prior to the branching to the subroutine.
Return information that has been pushed into a stack is popped by execution of a return instruction and reset to PC and CB.
The type of nesting that calls another separate subroutine from within a subroutine is possible up to any level within the usable page memory allocated by the stack.


Fig. 2.4.3.2 Stack consumption at the time of a subroutine call execution

In the maximum mode of MODEL2/3, a subroutine call causes a 3 bytes ( CB and PC) consumption of the stack. In the minimum mode of MODEL2 / 3 and MODEL0 / 1 , it consumes a 2 bytes portion of PC, except for CB.

## Exception processing and stack

The return information is pushed to the stack the same as for a subroutine call, at the time of an exception processing (such as interrupt) generation as well. An SC is included in the return information at this time, in addition to the return addresses PC and CB (in case of the MODEL2/3 maximum mode).


Fig. 2.4.3.3 Stack consumption when an exception processing is generated

In the maximum mode of MODEL2/3, the generation of an exception processing (such as interrupt) causes a 4 bytes (PC, CB and SC) consumption of the stack. In the minimum mode of MODEL2/3 and MODEL0 / 1 , it consumes a 3 bytes portion of PC and SC, except for CB.

## Other stack operations

The return information by the subroutine call or exception processing (such as interrupt) is automatically pushed, but the general purpose register is not pushed. When you want to return from the subroutine or exception processing routine, maintaining the contents of general purpose register as it was prior to branching, instructions to push and pop the contents of the register must be arranged at the beginning and end of the routine, respectively.
The push/ pop of the register is done by the "PUSH" instruction and the "POP" instruction. The registers that can push/ pop according to this instruction are as follows.
$A, B, L, H, B R, S C, E P^{*}$, IP (XP and YP)*, BA, HL, IX, IY
Those with an asterisk "*" do not exist in
MODEL0/1.

The "PUSH ALL" / "PUSH ALE" (for MODEL2/3) instruction that pushes all the above mentioned registers except for SC with 1 instruction and the "POP ALL" / "POP ALE" (for MODEL2/3) instruction that pops with 1 instruction have been prepared.

| PUSH ALL = PUSH BA | POP ALL $=$ POP BR |
| ---: | ---: |
| PUSH HL | POP IY |
| PUSH IX | POP IX |
| PUSH IY | POP IY |
| PUSH BR | POP BA |
| PUSH ALE $=$ PUSH BA | POP ALE $=$ POP IP |
| PUSH HL | POP EP |
| PUSH IX | POP BR |
| PUSH IY | POP IY |
| PUSH BR | POP IX |
| PUSH EP | POP HL |
| PUSH IP | POP BA |

"ALL" in the operand is for MODEL0/1. "ALE" is for MODEL2/3, and expanded registers EP and IP (XP and YP) are also pushed / popped.
The storing of arguments transferred to subroutines and the like in stack field is often done for structured programming, however, instructions that control the SP without the use of the above mentioned "PUSH" and "POP" instructions and that permit easy direct access to stack field have also been prepared.

> ADD, SUB, CP, INC, DEC, LD

Note: Since the stack is allocated to general purpose RAM, be careful not to overlap the data field and stack field.

### 2.4.4 Memory mapped I/O

The E0C88 Family makes the E0C88 the core CPU and builds in various types of circuits, such as input/output ports into its periphery. The E0C88 has adopted a memory mapped I/O system for controlling those various peripheral circuits and registers for handling the interchanges of control bits and data of the peripheral circuits has been laid out in the data memory field.
The term I/O memory is used to differentiate this memory field from general purpose RAM, but since they have the page control and access methods in common as data memories, it can control peripheral circuit using normal memory access instructions.


Fig. 2.4.4.1 Peripheral circuit and memory mapped I/O
Models with built-in LCD driver use part of the data memory as the display memory for segment data. Each bit of the display memory field corresponds 1 to 1 with the segment and the turning on/off of the bit causes the corresponding segment to light/ go out.
The control of this segment can also be done by the normal memory access instruction.
Note: Depending on the model, there may be instances where part of the I/O memory and/or the display memory may be set up for writing only. In such cases, it is not possible effect direct bit control (read/ modify/write) of those sections by such means as arithmetic and logic operation instructions. When bit control is performed, a buffer storing the same contents in the $R / W$ memory is secured, and the data must be modified in the buffer, then written it into primary memory.

Please refer to the various manuals of the E0C88 Family for details on the peripheral circuits, I/O memory and display memory.

## 3 CPU OPERATION AND PROCESSING STATUS

CPU operates in synchronising with the system clock. The CPU process also includes the various types of statuses such as the status that sequentially executes programs and the standby status. Here we will explain the various types of processing statuses including interrupts and the timing of the operations.

### 3.1 Timing Generator and Bus Control

First we will explain the clock and bus control on which the CPU operation is based.

### 3.1.1 Bus cycle

The timing generator of the E0C88 generates a two phase divided signal from the clock CLK that has been input and factors the CLK into states. One state becomes $1 / 2$ cycle of the CLK. The one bus cycle that becomes the instruction execution unit is composed of four states.


Fig. 3.1.1.1 State and bus cycle
The numeric values indicated as cycles in the instruction set list indicate the number of bus cycles. In the E0C88, the data bus status in each bus cycle is output externally on the DBS0 and DBS1 signals as a 2 bit status. The peripheral circuit can easily effect such things as the directional control of the bus driver by means of this signal. The state of data bus indicated by DBS0 and DBS1 are as shown in Table 3.1.1.1.

Table 3.1.1.1 Sate of data bus

| DBS1 | DBS0 | State |
| :---: | :---: | :--- |
| 0 | 0 | High impedance |
| 0 | 1 | Interrupt vector address read |
| 1 | 0 | Memory write |
| 1 | 1 | Memory read |

Here following is indicated the timing chart for each bus status.

## High impedance

During an internal register access, the data bus goes into high-impedance state. Both the read signal $\overline{\mathrm{RD}}$ and the write signal $\overline{\mathrm{WR}}$ are fixed to a high level, and the address bus outputs a dummy address during the bus cycle period.


Fig. 3.1.1.2 Bus cycle at the time of internal register access

## Interrupt vector address read

The interrupt vector address is read from the data bus between the T2-T3 states.
At the time of this read, an interrupt vector address read dedicated signal $\overline{\text { RDIV }}$ is output, instead of a read signal $\overline{\mathrm{RD}}$ not being output. The address bus outputs a dummy address during the bus cycle period.


Fig. 3.1.1.3 Bus cycle at time of the interrupt vector address read

## Memory write

At the time of a memory write, written data is output to the data bus between $\mathrm{T} 2-\mathrm{T} 4$ states and the write signal $\overline{\mathrm{WR}}$ is output to the T 3 state. The address bus outputs the target address during the bus cycle period.


Fig. 3.1.1.4 Bus cycle at the time of memory write

## Memory read

At the time of memory reading, the read signal $\overline{\mathrm{RD}}$ between the T2-T3 states is output it reads the data on the data bus. The address bus outputs the target address during the bus cycle period.


Fig. 3.1.1.5 Bus cycle at the time of memory read

### 3.1.2 Wait state

The E0C88 can extend the bus cycle by inserting a wait state in order to precisely access the low speed device connected to the bus line.
The E0C88 has a function for inserting a WAIT for access time extensions as wait states and controls it by the input signal of the $\overline{\text { WAIT }}$ terminal.
The $\overline{\text { WAIT }}$ signal is sampled at the CLK rising edge of the T3 state. When the WAIT signal at this time is low level, it inserts wait states Tw1 and Tw2 between T3 state and T4 state and extends the access time.
When the $\overline{\text { WAIT }}$ signal is high level, the wait state is not inserted.
The wait states Tw1 and Tw2 are continuously inserted while the WAIT signal is low level. The sampling for releasing the insertion of the wait state is done at the CLK rising edge of the Tw2 state and when the WAIT signal returns to high level, the following wait states are not inserted, but rather it begins the T4 state.

The wait state is inserted only when it accesses the devices connected on the memory space and is not inserted when it accesses the internal register.
Below is shown the timing chart for wait insertion for each cycle of the interrupt vector address read, the memory write and the memory read.


Fig. 3.1.2.1 Wait insert of the interrupt vector address read cycle


Fig. 3.1.2.2 Wait insert of the memory write cycle


Fig. 3.1.2.3 Wait insert of the memory read cycle

### 3.2 Outline of Processing Statuses

The operations of the E0C88 can be classified by the content of their processing into five types, reset status, program execution status, exception processing status, bus authority release status and standby status.
Table 3.2.1 shows the classification of the processing statuses and Figure 3.2.1 the status transition diagram.
Table 3.2.1 Classification of the processing statuses

| Processing status | Outline |
| :--- | :--- |
| Reset status | Status where the CPU is reset and stopped. |
| Program execution status | Status where the CPU successively executes programs. |
| Exception processing status | Transitive status where exception processing (fetching of a vector address, PC and SC evacua- <br> tion, setting of a branch address for the PC) is activated by an exception processing factor such <br> as a reset or interrupt. |
| Bus authority release status | Status where an external bus is released by a bus authority request signal from outside. |
| Standby status | HALT | Status where it stops the CPU and reduces power consumption.



Fig. 3.2.1 Status transition diagram

### 3.3 Reset Status

The reset status indicates the status where the E 0 C 88 is reset and stops. The E 0 C 88 is reset by inputting a low level into the $\overline{\mathrm{SR}}$ terminal. Since the resetting is done out of synchronization with the CLK, it shifts from all the processing status to immediate reset status. Part of the internal registers are initialized by the reset. Table 3.3.1 indicates the initial set value of the register.

Figure 3.3 .1 shows the reset status and the sequence following reset release. The address bus, data bus and read/write signals become high impedance during the reset period when the $\overline{S R}$ terminal is low level. However, since the address bus and read/write signals are pulled up within the CPU, a high level is output.
Reset is released when the $\overline{\mathrm{SR}}$ terminal becomes high level and it starts the first bus cycle at the point where the falling edge of the CLK has been input twice. In this bus cycle, a dummy address is output to the address bus and the interrupt acknowledge IACK becomes enabled by the following bus cycle. As a result, this starts the exception processing for reset that loads the start address stored in the vector table into the PC (program counter) which is in undefined status. At this time it simultaneously also does the processing for loading the initial value 01 H of the NB (new code bank register) into the CB (code bank register). As a result bank1 $(008000 \mathrm{H}-00 \mathrm{FFFFH})$ is selected for the bank area after resetting.
After an initial reset, the program is executed from start address stored in $000000 \mathrm{H}-000001 \mathrm{H}$ of the memory.

Table 3.3.1 Initial set value of the internal registers

| Register name | Symbol | Bit <br> length | Initial value |
| :--- | :---: | :---: | :---: |
| Data register A | A | 8 | Undefined |
| Data register B | B | 8 | Undefined |
| Index (data) register L | L | 8 | Undefined |
| Index (data) register H | H | 8 | Undefined |
| Index register IX | IX | 16 | Undefined |
| Index register IY | IY | 16 | Undefined |
| Program counter | PC | 16 | Undefined* |
| Stack pointer | SP | 16 | Undefined |
| Base register | BR | 8 | Undefined |
| Zero flag | Z | 1 | 0 |
| Carry flag | C | 1 | 0 |
| Overflow flag | V | 1 | 0 |
| Negative flag | N | 1 | 0 |
| Decimal flag | D | 1 | 0 |
| Unpack flag | U | 1 | 0 |
| Interrupt flag 0 | I0 | 1 | 1 |
| Interrupt flag 1 | I1 | 1 | 1 |
| New code bank register | NB | 8 | $01 H$ |
| Code bank register | CB | 8 | Undefined* |
| Expand page register | EP | 8 | $00 H$ |
| Expand page register for IX | XP | 8 | 00 H |
| Expand page register for IY | YP | 8 | 00 H |

* The value stored in the top of bank $0(000000 \mathrm{H}-$ 000001 H ) is loaded into the PC by the reset exception processing. At the same time, the initial value 01 H of the NB is loaded into the CB.

Registers NB, CB, EP, XP and YP are set for the MODEL2/3 and do not exist in the MODEL0/1.

Note: Use the program to initialize, if necessary, for registers that have not been initialized by resetting.


Fig. 3.3.1 Reset status and sequence following reset release

### 3.4 Program Execution Status

The program execution status indicates the status where the E0C88 successively executes programs. In the E0C88, the fetching of the first operation code of the instruction is done overlapping the last cycle of the immediately prior instruction.
Consequently, the execution cycle for 1 instruction of the E0C88 begins either from the fetch cycle for the second op-code, the read cycle for the first operand or the first execution cycle (varies depending on the instruction) and terminates with the fetch cycle for the first op-code of the following instruction. 1 cycle instruction only becomes the fetch cycle of the first op-code of the following instruction. In addition, there are also instances where it shifts to the fetch cycle of the first op-code rather than interposing an execute cycle after an operand read cycle.
In the fetch cycle of the first op-code, the SYNC signal during that period becomes high level.

Figure 3.4.1 shows an example of the following program and instruction execution cycle in accordance with the conditions.



### 3.5 Exception Processing Status

Exception processing status indicates a transition status where the E0C88 suspends normal program execution and changes the processing flow due to an exception processing factor such as an interrupt. Figure 3.5.1 shows the exception processing sequence.

Exception processing begins with the termination of the instruction cycle being executed at the time when an exception processing factor has occurred. As indicated in the exception processing flow, after evacuation of the return information for reopening the suspended routine into the stack, it loads the start address of the exception processing routine
(processing routine set by the user) from the vector address corresponding to the exception processing factor into the PC, then branches to that processing routine. However, for reset exception processing, the return information is not evacuated.
The transitive status up to the branching to the exception processing routine is the exception processing status and it returns to the normal program execution status after branching.

Exception processing routines created by the user take the subroutine format, however, since the SC is pushed into the stack, the return instruction invariably uses a "RETE" instruction. The "RETE" instruction causes the resumption of the execution of the routine suspended by the exception processing.


Return to point of generation of exception processing factor

Fig. 3.5.1 Exception processing flow

### 3.5.1 Exception processing types and priority

Table 3.5.1.1 indicates the types of exception processing and priorities.
A priority order is set for the exception processing factors and when multiple factors have been generated at the same time, the exception processing having the highest priority is executed first. When a new exception processing factor has been generated for an exception processing status, a new exception processing is executed following the termination of the exception processing at that time (prior to the execution of an exception processing routine).
For example, when an NMI has been generated during IRQ3 exception processing execution, sampling of the NMI is done at the final stage of the IRQ3 exception processing, and the NMI processing routine created by the user is executed ahead of the $\overline{\overline{I R Q} 3}$ processing routine created by the user. The $\overline{\mathrm{IRQ} 3}$ processing routine is executed after the $\overline{\text { NMI }}$ processing routine has been terminated.
For this reason, the exception processing due to an interrupt has been set up such that an interrupt having a lower priority than that interrupt will be masked.
Since the exception processing by an INT instruction can be started by the program, a priority is not set.

Table 3.5.1.1 Types of exception processing and priorities

| Priority | Type | Exception processing start timing |
| :---: | :---: | :---: |
| High $\uparrow$ | Reset | Initial fetch cycle following change of SR terminal from low level to high level |
|  | Zero division | Immediately following DIV instruction when a DIV instruction (division) has been executed by divisor zero. |
|  | $\overline{\text { NMI }}$ | <Non-maskable interrupt> <br> When an instruction or exception processing is terminated during execution at the point where a falling edge has been input into the $\overline{\mathrm{NMI}}$ terminal. |
|  | $\overline{\text { IRQ3 }}$ | <Interrupt request 3> <br> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the $\overline{\mathrm{IRQ}} 3$ terminal. |
|  | $\overline{\text { IRQ2 }}$ | <Interrupt request 2> <br> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the $\overline{\mathrm{IRQ}}$ terminal. |
| $\begin{gathered} \downarrow \\ \text { Low } \end{gathered}$ | $\overline{\text { IRQ1 }}$ | <Interrupt request 1> <br> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the $\overline{\mathrm{IRQ}} 1$ terminal. |
| None | INT instruction | <Software interrupt> Execution of the INT instruction |

### 3.5.2 Exception processing factor and vectors

The start address of an exception processing routine is set as the vector for the vector address corresponding to each exception processing factor. This vector is loaded into the PC following exception processing and branched to the exception processing routine.
Table 3.5.2.1 shows the correspondence of the vector addresses with the exception processing factors.

The vectors are fixed at the 2 bytes address information that indicate the logic address, regardless of the CPU model. The bank for the exception processing routine cannot be specified even in the maximum mode of MODEL2/3. Consequently, it is necessary to set the start address of the exception processing routine to within the common area $(000000 \mathrm{H}-007 \mathrm{FFFH}$ ) in order to branch from multiple banks to a common exception processing routine.
The $\overline{\mathrm{IRQ}} 1$ to $\overline{\mathrm{IRQ} 3}$ vector addresses are set by a peripheral circuit. In case of an INT instruction, the instruction operand becomes the vector address as is and when other exception processing factors are also included, it reserves up to a maximum of 128 vectors.

Table 3.5.2.1 Correspondence of vector addresses with exception processing factors

| Exception <br> processing <br> factor | Vector address | Vector address <br> generation <br> source |
| :---: | :---: | :---: |
| Reset <br> Zero division <br> $\overline{\mathrm{NMI}}$ | $000000 \mathrm{H}-000001 \mathrm{H}$ | Within CPU |
| $\overline{\mathrm{IRQ1}}-\overline{\mathrm{IRQ} 3}$ | $000002 \mathrm{H}-000003 \mathrm{H}$ | Within CPU |
| INT instruction | $000004 \mathrm{H}-000005 \mathrm{H}$ | Within CPU |

### 3.5.3 Interrupts

There are four types of interrupts $\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}} 3, \overline{\mathrm{IRQ} 2}$ and $\overline{\mathrm{IRQ} 1}$ and they are respectively set by the interrupt priority levels indicated in Table 3.5.3.1.

Table 3.5.3.1 Interrupt levels

| Priority | Interrupt priority level | Interrupt factor |
| :---: | :---: | :---: |
| High | 4 | $\overline{\text { NMI }}$ |
| $\uparrow$ | 3 | $\overline{\text { IRQ33 }}$ |
| $\downarrow$ | 2 | $\overline{\text { IRQ2 }}$ |
| Low | 1 | $\overline{\text { IRQ1 }}$ |

An interrupt can be masked (set such that an interrupt is not accepted) by the interrupt flags I0 and I1. When the interrupt priority level has been set to the 2 bits I0 and I1 by the program, only interrupts above that priority level will be accepted. Among them, the NMI of level 4 is always accepted regardless of the I0 and I1 settings. In addition, when exception processing is executed by the generation of an interrupt factor, I0 and I1 are set to same level of the accepted interrupt and interrupts of the same level or lower are masked. Since the setting of this mask is done after stack evacuation of the SC (system condition flag), the SC returns to its original status at the point where the interrupt processing routine has been terminated by an "RETE" instruction and the interrupt mask also returns to the original priority level. When you wish to enable multiple interrupts at the same level or lower by the interrupt processing routine, you should re-set the priority level within that routine.

Table 3.5.3.2 Interrupt mask settings

| 11 | 10 | Acceptable interrupts |
| :---: | :---: | :---: |
| 1 | 1 | $\overline{\mathrm{NMI}}$ |
| 1 | 0 | $\overline{\mathrm{NMI}}$, $\overline{\mathrm{IRQ} 3}$ |
| 0 | 1 | $\overline{\mathrm{NMI}}$, $\overline{\mathrm{IRQ} 3}$, $\overline{\mathrm{IRQ} 2}$ |
| 0 | 0 | $\overline{\mathrm{NMI}}, \overline{\mathrm{IRQ}} 3, \overline{\mathrm{IRQ} 2}, \overline{\mathrm{IRQ1}}$ |

Table 3.5.3.3 I0 and I1 following interrupt acceptance

| Accepted einterrupt factor | I 1 | IO |
| :---: | :---: | :---: |
| $\overline{\mathrm{NMI}}$ | 1 | 1 |
| $\overline{\mathrm{IRQ} 3}$ | 1 | 1 |
| $\overline{\overline{\mathrm{IRQ}}}$ | 1 | 0 |
| $\overline{\mathrm{IRQ}}$ | 0 | 1 |

Interrupts are disabled while the instruction to modify the contents of NB or SC is being executed. The exception processing of the interrupt generated during that period is started after the following instruction has been executed.

### 3.5.4 Exception processing sequence

Exception processing sampling is done at the rising edge of the SYNC signal (at the start of the first opcode fetch cycle of the instruction). When an exception processing factor has been generated here, the CPU outputs an interrupt acknowledge signal IACK and begins the exception processing. In case of the $\overline{\mathrm{IRQ}} 1-\overline{\mathrm{IRQ}} 3$ interrupts, the peripheral circuit that generated the interrupt receives the $\overline{\text { IACK }}$ signal then holds the vector address.
Below are indicated the sequences of each exception processing.


Fig. 3.5.4.1 Exception processing sequence - reset -


Fig. 3.5.4.2 Exception processing sequence - zero division -


Fig. 3.5.4.3 Exception processing sequence $-\overline{N M I}$ -


Fig. 3.5.4.4 Exception processing sequence $-\overline{I R Q 1}-\overline{1 R Q 3}$ -


Fig. 3.5.4.5 Exception processing sequence - INT instruction -

### 3.6 Bus Authority Release Status

The E0C88 has a function that releases the bus for the bus authority request from outside the CPU for such operations as DMA (direct memory access) transmission.
This status, which releases the bus by responding to an external request, is called the bus authority release status.
In the bus authority release status the address bus (A00-A23), the data bus (D0-D7) and the read/ write signal ( $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ ) become high impedance and the bus master (device external to the CPU that issued the bus authority release request) can directly access another device, such as memory, connected to the bus.
Figure 3.6.1 shows the bus authority release sequence from the program execution status. The device that becomes the bus master inputs the low level to the $\overline{\mathrm{BREQ}}$ terminal of the CPU, then requests a bus authority release.
The CPU for this signal samples twice, at the falling edge of the CLK of the T2 state (when WAIT has been inserted, the Tw1 state) and at the falling edge of the CLK of the T4 state, for each bus cycle. When the BREQ signal was a low level following the T2 state at the time of the sampling of the T4 state, the CPU suspends the instruction during execution in that bus cycle and sets the $\overline{\text { BACK }}$ signal to low level, then shifting to the bus authority release status. External bus master receives this $\overline{\mathrm{BACK}}$ signal, then starts the bus control. In addition, the external bus master must maintain the $\overline{\mathrm{BREQ}}$ signal to low level until the use of the bus from the bus authority release request terminates.

After shifting to the bus authority release status, the CPU inserts the Tz1 and Tz2 states and samples the $\overline{\mathrm{BREQ}}$ signal at the falling edge of the CLK of the Tz2 state. The Tz1/Tz2 states are continuously inserted until high level is detected by this sampling. When high level has been detected, the CPU returns the BACK signal to high level at the rising edge of the CLK of the Tz2 state and immediately after that Tz 2 state has terminated, it returns to the normal bus cycle, thus resuming the processing that had been suspended.
The bus authority release status can be inserted at the break-point of the bus cycle, in contrast to the aforementioned exception processing status can be inserted at the break-point of each instruction execution cycle.
However, during execution of the exception processing that outputs the IACK signal, a bus release request will not be accepted as long as the $\overline{I A C K}$ signal is low level.

In the foregoing, we have explained about the shift from the program execution status to the bus authority release status, however, in the bus standby status as well it can shift from the HALT status to the bus authority release status. The fact that the sampling of the bus release request signal in the HALT status is done at the falling edge of the CLK of the Th2 state (described hereafter) differs from the program execution status.
Figure 3.6.2 shows the sequence of the bus authority release from the HALT status.


Fig. 3.6.1 Bus authority release sequence from program execution status


Fig. 3.6.2 Bus authority release sequence from the HALT status

### 3.7 Standby Status

The E0C88 has a function that stops the CPU operation and using it can greatly reduce power consumption. You can use this function to stop the CPU when there is no processing to be executed in the CPU, while there is an application program present. This is a standby status where the CPU has been stopped to shift it to low power consumption. This status, as explained below, is available in two types, a HALT status and a SLEEP status.

### 3.7.1 HALT status

Since only the CPU stops, you can switch to the HALT status using the "HALT" instruction. You can shift from the HALT status to the exception processing by the optional interrupts (NMI, $\overline{\mathrm{IRQ}} 1-\overline{\mathrm{IRQ}} 3$ ) and when restarted by an interrupt, a "RETE" instruction following execution of an exception processing routine causes it to resume program execution from the instruction following the "HALT" instruction. Since peripheral circuits such as oscillation circuit operate in the HALT status, it is not necessary to establish an interrupt circuit or the like for externally restarting a CPU of an MCU (E0C88 Family) and restarting can be done in an instant.
The content of registers and the like within the CPU at the point where the "HALT" instruction was executed are also held in the HALT status.
Figure 3.7.1.1 shows the sequence of shifting to the HALT status and restarting.
In the HALT status the Th1 and Th2 states are continuously inserted. During this period, interrupt sampling is done at the falling edge of the CLK of the Th2 state and the generation of an interrupt factor causes it to shift to immediate exception processing.


Fig. 3.7.1.1 Sequence of shifting to the HALT status and restarting

### 3.7.2 SLEEP status

The SLEEP status is the status where the operations of the peripheral circuits within the MCU and CPU stop and can be shifted to this status by the "SLP" instruction.
From the SLEEP status it can be shifted to the exception processing by a reset or an interrupt (NMI, IRQ1- $\overline{\mathrm{IRQ}} 3$ ) from outside the MCU. When restarted by an interrupt, the "RETE" instruction following the execution of an exception processing routine permits resumption of program execution from the instruction following the "SLP" instruction.
Power consumption in the SLEEP status can be greatly reduced in comparison with the the HALT status, because such peripheral circuits as the oscillation circuit are also stopped. However, since a safety period is needed for the oscillation circuit when restarting, it is effective when used for extended standby where instantaneous restarting is not necessary.
In the SLEEP status, as in the HALT status, the content at the time of execution of the "SLP" instruction is held for registers and the like within the CPU by impression of the rated voltage.

Figure 3.7.2.1 shows the sequence of shifting to the SLEEP status and restarting.
When an external interrupt is generated in the SLEEP status, the peripheral circuit starts to operate and the oscillation circuit also begins to oscillate.
When the oscillation starts, the CLK input to the CPU is masked by the peripheral circuit and the input to the CPU is begun after a certain stable waiting time (several $10 \mathrm{msec}-$ several sec) has elapsed. The CPU samples the interrupt at the falling edge of initially input CLK and starts exception processing.


Fig. 3.7.2.1 Sequence of the shift to the SLEEP status and restarting

## 4 INSTRUCTION SETS

The E0C88 offers high machine cycle efficiency as well as ample, high speed instruction sets. It has 608 instructions (MODEL3) that are designed as an instruction system permitting relocatable programming.
Here we will explain about the addressing modes for memory management and about the details of each instruction.

### 4.1 Addressing Mode

The E0C88 has the 12 types of addressing modes that are explained here following and the address specifications corresponding to the various statuses are done concisely and accurately.
The below explanation and examples are basically focused on the source side.

Table 4.1.1 Types of addressing modes

| No. | Addressing mode |
| :---: | :--- |
| 1 | Immediate data addressing |
| 2 | Register direct addressing |
| 3 | Register indirect addressing |
| 4 | Register indirect addressing with displacement |
| 5 | Register indirect addressing with index register |
| 6 | 8-bit absolute addressing |
| 7 | 16-bit absolute addressing |
| 8 | 8-bit indirect addressing |
| 9 | 16-bit indirect addressing |
| 10 | Signed 8-bit PC relative addressing |
| 11 | Signed 16-bit PC relative addressing |
| 12 | Implied register addressing |

## Immediate data addressing

Immediate data addressing is the addressing mode when immediate data is used as the operation or transmission source data. It specifies the source operand of the instruction as direct source data with 8 -bit immediate data and 16 -bit immediate data following the "\#".
The following symbols indicate the immediate data for notation of the instruction sets.

Table 4.1.2 Immediate data symbols

| Symbol | Use | Size | Range |
| :---: | :--- | :---: | :---: |
| \#nn | General purpose data | 8 bits | $0-255$ |
| \#hh | For BR setting | 8 bits | $0-255$ |
| \#bb | For NB setting | 8 bits | $0-255$ |
| \#pp | For page setting | 8 bits | $0-255$ |
| \#mmnn | General purpose data | 16 bits | $0-65535$ |



Fig. 4.1.1 Immediate data addressing

## Register direct addressing

Register direct addressing is the addressing mode a register is specified as the source or destination. It uses a register name lower then the operand for the notation of the instruction set.

Type of register notations
8-bit: A, B, L, H, BR, SC, NB, EP, XP, YP
16-bit: BA, HL, IX, IY, PC, SP, IP (YP and XP)
It can only use MODEL2/3 for NB, EP, XP, YP and IP.
When it uses this mode for the source operand, the content of the specified register becomes the source data for the operation or transmission. When used for the destination operand, such operations as the storage of data and calculations can be done for that register.


Fig. 4.1.2 Register direct addressing

## Register indirect addressing

The register indirect addressing is the addressing mode for accessing the data memory and it indirectly specifies the address of the data memory by means of the index register.
There are three types of index registers used for address specification, HL, IX and IY, and their content becomes the data memory address that is accessed.
For instruction sets, the index register names are surrounded by parentheses [ ] and are thus noted as [HL], [IX] and [IY].
When it uses this mode for the source operand, the content of the specified index register becomes the address of the data memory and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.
In MODEL2/3, specification of the page section is also necessary and the expand page registers EP (for HL), XP (for IX) and YP (for IY) are used for this purpose.


Fig. 4.1.3 Register indirect addressing

## Register indirect addressing with displacement

Register indirect addressing with displacement is the addressing mode for accessing the data memory and it specifies the data memory address by displacement with the register. The data memory address becomes the value resulting from the adding of the displacement (signed 8-bit data, $-128-127$ ) to the content of the specified register. The registers used for address specification are IX, IY and SP. They use the symbol dd for displacement by the signed 8-bit data and are noted as [IX+dd], [IY+dd] and [SP+dd].

When this mode has been used as the source operand, the value resulting from adding displacement to the content of the specified register becomes the data memory address and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.
In MODEL2/3, it is also necessary to specify the page section and the expand page registers XP (for IX) and YP (for IY) are used for this purpose. When using a SP (stack pointer), the content of the page register for the SP that is set for peripheral circuit of each model is used for the page specification.


Fig. 4.1.4 Register indirect addressing with displacement

## Register indirect addressing with index register

Register indirect addressing with index register is the same mode as the register indirect addressing with displacement and uses content of the $L$ register rather than 8-bit data for displacement. In this case, the content of the L register is handled as signed 8-bit data (-128-127).
Index registers IX and IY are used for address specification and the register used as displacement is fixed as the L register. [IX +L$]$ and [IY +L$]$ are noted for the instruction sets.
In MODEL2/3, specification of the page section as well is necessary and the expand page register XP (for IX) and YP (for IY) are used for this purpose.


Fig. 4.1.5 Register indirect addressing with index register

## 8-bit absolute addressing

8 -bit absolute addressing is the addressing mode for accessing the data memory and it directly specifies the lower 8 bits of the address according to the 8 -bit absolute address. The upper 8 bits of the address are indirectly specified by the $B R$ register content.
It uses the symbol $l l$ for the 8 -bit absolute address that specifies the address and notes it as [BR:lll]. When this mode has been used as the source operand, the content stored in the data memory whose address has been specified becomes the source data, making the content of the BR register the upper 8 bits of the address and specified the 8 bit absolute address as the lower 8 bits. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.
In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.


Fig. 4.1.6 8-bit absolute addressing

## 16-bit absolute addressing

The 16 -bit absolute addressing is an addressing mode for accessing the data memory and it directly specifies the address by 16 -bit absolute addresses. The symbol hh $l l$ is used for the 16 -bit absolute address ( $0-65535$ ) that performs the address specification for the instruction set and it is noted as [hh $l l]$.
When this mode has been used as the source operand, the specified 16 -bit absolute address becomes the direct data memory address and the content stored in that address becomes the source data. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.

## Example: LD A,[3202H]



Fig. 4.1.7 16-bit absolute addressing

## 8-bit indirect addressing

8 -bit indirect addressing is the addressing mode that uses the content of the vector field $(000000 \mathrm{H}-$ 0000 FFH ) as the branch destination address for the branch instruction and it specifies the vector address with an 8 -bit absolute address. It branches by loading the content of the specified memory address into the lower 8 bits of the PC (program counter) and the content of the following address into the upper 8 bits of the PC.
In MODEL2/3, the branch destination bank can also be selected by setting the NB register. The symbol kk is used for the 8 -bit absolute address ( $0-255$ ) that does the address specification and it is noted as [kk].
There are two types of instructions for this addressing mode, "JP [kk]" and "INT [kk]".


Fig. 4.1.8 8-bit indirect addressing

## 16-bit indirect addressing

16-bit indirect addressing is the addressing mode of the "CALL [hh $l l$ ]" instruction and it indirectly specifies the branch destination address by the 16bit absolute address (0-65535). It branches the content of the specified data memory address to the lower 8 bits of the PC (program counter) and the content of the following address to the upper 8 bits of the PC.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose. The branch destination bank can also be selected by setting the NB register.


Fig. 4.1.9 16-bit indirect addressing

## Signed 8-bit PC relative addressing

Signed 8-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 8 -bit PC relative value ( $-128-127$ ) specified by an operand is added to the PC at that time and it branches to that address.

The PC value at that time becomes as follows. 2 bytes instruction: $\mathrm{PC}=$ instruction top address +1 3 bytes instruction: $\mathrm{PC}=$ instruction top address +2

For notation of the instruction set, it uses the symbol rr for signed 8-bit PC relative address (-128127).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.


Fig. 4.1.10 Signed 8-bit PC relative addressing

## Signed 16-bit PC relative addressing

Signed 16-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 16-bit PC relative value ( $-32768-32767$ ) specified by an operand is added to the PC at that time and it branches to that address.
The PC value at that time becomes the instruction top address +2 .
For notation of the instruction set, it uses the symbol qqrr for signed 16-bit PC relative address (-32768-32767).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.


Fig. 4.1.11 Signed 16-bit PC relative addressing

## Implied register addressing

The implied register addressing does not have an operand, but rather becomes the register direct addressing implicitly specified by the register. There are five types of instructions for this addressing mode, MLT, DIV, SEP, PACK and UPCK.

### 4.2 Instruction Format

One instruction of the E0C88 is configured as follows by a 1 byte to 4 bytes code.


Fig. 4.2.1 Instruction format

## Op-code

The instruction set of the E0C88 has 608 types (MODEL3) of instructions and it cannot express all the instructions in 1 byte op-code (operation code). Hence, it makes CEH and CFH of the code into an expanded and uses it for the first op-code and expands the instruction by making the following 1 byte the second op-code. The 16-bit arithmetic/ transfer instructions and stack control instructions are expanded by using code CFH, and the other instructions are expanded by using code CEH.
The addressing mode for each instruction is specified by the lower 3 bits of the first op-code or second op-code. The instructions for register direct addressing, register indirect addressing, register indirect addressing with index register are composed of op-codes alone.

## Operands

The instructions for 8-bit immediate data addressing, register indirect addressing with displacement, 8-bit absolute addressing (when the source has been specified by register), 8 -bit indirect addressing and signed 8 -bit PC relative addressing have 1 byte operand and the values specified by the 8 -bit data as they are, become operands.

The instructions for 16-bit immediate data addressing, 8-bit absolute addressing (when the source has been specified by immediate data), 16-bit absolute addressing, 16-bit indirect addressing and signed 16-bit PC relative addressing have 2-byte operands and the lower 8 bits of the value specified by the 16-bit data becomes the first operand and the upper 8 bits becomes the second operand. (In case of the 8 -bit absolute addressing, the address specification becomes the first operand and the immediate data becomes the second operand.)

### 4.3 Instruction Set List

Here has been provided a list classifying the instruction sets of the E0C88 by function.
Since a list by addressing modes is also provided in the "APPENDIX," you should refer to them as necessary.

### 4.3.1 Function classification

Table 4.3.1.1 indicates the function classifications of the instructions.
Table 4.3.1.1 Instruction function classifications


### 4.3.2 Symbol meanings

Table 4.3.2.1 indicates the meanings of the symbols used in the instruction list by function for the following items.

Table 4.3.2.1 Symbol meanings

| Register relationship |  | Memory relationship |  |
| :---: | :---: | :---: | :---: |
| A | Data register A | [HL] | Memory specified by HL register |
| A(H) | Upper 4 bits of A register | [HL](H) | Upper 4 bits of [HL] |
| A(L) | Lower 4 bits of A register | [HL](L) | Lower 4 bits of [HL] |
| B | Data register B | [HL] | Memory specified by HL register |
| BA | BA pair register | [IX] | Memory specified by IX register |
| H | Data register H | [IX+dd] | Memory specified by IX register + dd |
| L | Data register L | [IX+L] | Memory specified by IX register +L register |
| HL | Index register HL | [IY] | Memory specified by IY register |
| IX | Index register IX | [IY+dd] | Memory specified by IY register + dd |
| IX(H) | Upper 8 bits of IX register | [ $\mathrm{Y}+\mathrm{L}]$ | Memory specified by IY register +L register |
| IX(L) | Lower 8 bits of IX register | [BR: $l l]$ | Memory specified by BR register and "ll" |
| IY | Index register IY | [hhll] | Memory specified by "hh $l l$ " |
| IY(H) | Upper 8 bits of IY register | [kk] | Vector specified by "kk" |
| IY(L) | Lower 8 bits of IY register | [SP] | Stack specified by SP |
| SP | Stack pointer SP | [SP+dd] | Stack specified by SP+ dd |
| BR | Base register BR | Flag re | ationship |
| SC | System condition flag SC | Z | Zero flag |
| CC | Customize condition flag CC | C | Carry flag |
| PC | Program counter PC | V | Overflow flag |
| $\mathrm{PC}(\mathrm{H})$ | Upper 8 bits of PC | N | Negative flag |
| $\mathrm{PC}(\mathrm{L})$ | Lower 8 bits of PC | D | Decimal flag |
| NB | New code bank register NB | U | Unpack flag |
| CB | Code bank register CB | I0 | Interrupt flag 0 |
| EP | Expand page register EP | I1 | Interrupt flag 1 |
| XP | Expand page register XP for IX | $\hat{\imath}$ | Setting/resetting of flag |
| YP | Expand page register YP for IY | - | No change |
| IP | XP and YP register | 0 | Resetting of flag |
| Immediate data |  | F0 | Customize condition flag F0 |
| nn | 8-bit immediate data (unsigned) | F1 | Customize condition flag F1 |
| hh | Absolute address (upper 8 bits) setting data (unsigned) | F2 | Customize condition flag F2 |
| $l l$ | Absolute address (lower 8 bits) setting data (unsigned) | F3 | Customize condition flag F3 |
| pp | Page setting data (unsigned) | Calculation operations and other |  |
| bb | Bank setting data (unsigned) | + | Addition |
| dd | Signed 8-bit displacement | - | Subtraction |
| rr | 8-bit relative address setting data (signed) | * | Multiplication |
| kk | Vector address setting data (unsigned) | 1 | Division |
| mmnn | 16-bit immediate data (unsigned) | $\wedge$ | Logical product |
| hh $l l$ | 16-bit absolute address setting data (unsigned) | $\checkmark$ | Logical sum |
| qqrr | 16-bit relative address setting data (signed) | $\forall$ | Exclusive OR |
|  |  | $\star$ | Instruction permitting decimal and unpack operation |

### 4.3.3 Instruction list by functions

8-bit Trnsfer Instructions (1/3)


* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.

In MODEL0/1, instructions that access these registers cannot be used.

8-bit Trnsfer Instructions (2/3)


8-bit Trnsfer Instructions (3/3)


* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.

In MODEL0/1, instructions that access these registers cannot be used.

16-bit Trnsfer Instructions (1/2)


16-bit Trnsfer Instructions (2/2)


8-bit Arithmetic and Logic Operation Instructions (1/4)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 11 IO U D N V C Z |  |  |  |  |  |
| ADD | A,A |  | 00 | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{A}$ | 2 | 1 | $-\star \star \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 67 |
|  | A,B | 01 | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{B}$ | 2 | 1 | $-\cdots \star$ - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 67 |
|  | A,\#nn | 02,nn | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{nn}$ | 2 | 2 |  |  | 67 |
|  | A,[BR:ll] | 04,ll | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{BR}: l l]$ | 3 | 2 |  |  | 67 |
|  | A,[hhll] | 05,ll,hh | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{hh} l /]$ | 4 | 3 |  |  | 68 |
|  | A,[HL] | 03 | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{HL}]$ | 2 | 1 |  |  | 68 |
|  | A,[IX] | 06 | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}]$ | 2 | 1 |  |  | 68 |
|  | A,[IY] | 07 | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}]$ | 2 | 1 |  |  | 68 |
|  | A,[IX+dd] | CE, 00 ,dd | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}+\mathrm{dd}]$ | 4 | 3 |  |  | 69 |
|  | A,[ $[\mathrm{Y}+\mathrm{dd}]$ | CE, 01 ,dd | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}+\mathrm{dd}]$ | 4 | 3 |  |  | 69 |
|  | A,[IX+L] | CE, 02 | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}+\mathrm{L}]$ | 4 | 2 |  |  | 69 |
|  | A,[IY+L] | CE, 03 | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}+\mathrm{L}]$ | 4 | 2 |  |  | 69 |
|  | [HL],A | CE,04 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{A}$ | 4 | 2 |  |  | 70 |
|  | [HL],\#nn | CE, $05, \mathrm{nn}$ | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{nn}$ | 5 | 3 |  |  | 70 |
|  | [HL],[IX] | CE,06 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{IX}]$ | 5 | 2 |  |  | 71 |
|  | [HL],[IY] | CE, 07 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{IY}]$ | 5 | 2 |  |  | 71 |
| ADC | A,A | 08 | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{A}+\mathrm{C}$ | 2 | 1 |  |  | 60 |
|  | A,B | 09 | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{B}+\mathrm{C}$ | 2 | 1 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 60 |
|  | A,\#nn | 0A,nn | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n}+\mathrm{C}$ | 2 | 2 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 60 |
|  | A,[BR:ll] | 0C, ll | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{BR}: l l]+\mathrm{C}$ | 3 | 2 |  |  | 60 |
|  | A,[hhll] | 0D, $l l$, hh | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{hh} l \mathrm{l}]+\mathrm{C}$ | 4 | 3 | $-\cdots \star$ - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 61 |
|  | A,[HL] | 0B | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{HL}]+\mathrm{C}$ | 2 | 1 |  |  | 61 |
|  | A,[IX] | 0E | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}]+\mathrm{C}$ | 2 | 1 |  |  | 62 |
|  | A,[IY] | 0F | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}]+\mathrm{C}$ | 2 | 1 |  |  | 62 |
|  | A,[IX+dd] | CE, $08, \mathrm{dd}$ | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}+\mathrm{dd}]+\mathrm{C}$ | 4 | 3 |  |  | 62 |
|  | A,[ $[\mathrm{Y}+\mathrm{dd}]$ | CE,09,dd | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}+\mathrm{dd}]+\mathrm{C}$ | 4 | 3 |  |  | 62 |
|  | A,[IX+L] | CE,0A | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IX}+\mathrm{L}]+\mathrm{C}$ | 4 | 2 |  |  | 63 |
|  | A,[IY+L] | CE, 0 B | $\mathrm{A} \leftarrow \mathrm{A}+[\mathrm{IY}+\mathrm{L}]+\mathrm{C}$ | 4 | 2 |  |  | 63 |
|  | [HL],A | CE, 0 C | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{A}+\mathrm{C}$ | 4 | 2 |  |  | 63 |
|  | [HL],\#nn | CE,0D,nn | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{nn}+\mathrm{C}$ | 5 | 3 |  |  | 64 |
|  | [HL],[IX] | CE,0E | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{XX}]+\mathrm{C}$ | 5 | 2 |  |  | 64 |
|  | [HL],[IY] | CE,0F | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{YY}]+\mathrm{C}$ | 5 | 2 |  |  | 64 |
| SUB | A, A | 10 | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{A}$ | 2 | 1 | $-\cdots \star$ - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 180 |
|  | A,B | 11 | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{B}$ | 2 | 1 |  |  | 180 |
|  | A,\#nn | 12,nn | $\mathrm{A} \leftarrow \mathrm{A}$-nn | 2 | 2 |  |  | 180 |
|  | A,[BR:Il] | 14,ll | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{BR}: l l]$ | 3 | 2 |  |  | 180 |
|  | A,[hhll] | 15,ll,hh | $\mathrm{A} \leftarrow \mathrm{A}$-[hh $l l]$ | 4 | 3 |  |  | 181 |
|  | A,[HL] | 13 | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{HL}]$ | 2 | 1 |  |  | 181 |
|  | A,[IX] | 16 | $\mathrm{A} \leftarrow \mathrm{A}$-[IX] | 2 | 1 |  |  | 181 |
|  | A,[IY] | 17 | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IY}]$ | 2 | 1 |  |  | 181 |
|  | A,[IX+dd] | CE, 10,dd | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IX}+\mathrm{dd}]$ | 4 | 3 |  |  | 182 |
|  | A,[IY+dd] | CE, 11,dd | $\mathrm{A} \leftarrow \mathrm{A}$-[IY+dd] | 4 | 3 |  |  | 182 |
|  | A,[IX+L] | CE, 12 | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IX}+\mathrm{L}]$ | 4 | 2 |  |  | 182 |
|  | A,[IY+L] | CE, 13 | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IY}+\mathrm{L}]$ | 4 | 2 |  |  | 182 |
|  | [HL],A | CE, 14 | [HL] $\leftarrow$ [ HL$]$-A | 4 | 2 |  |  | 183 |
|  | [HL],\#nn | CE, 15,nn | [HL] $\leftarrow[\mathrm{HL}]$-nn | 5 | 3 |  |  | 183 |
|  | [HL],[IX] | CE, 16 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]-[\mathrm{IX}]$ | 5 | 2 |  |  | 184 |
|  | [HL],[IY] | CE, 17 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]-[\mathrm{IY}]$ | 5 | 2 |  |  | 184 |

8-bit Arithmetic and Logic Operation Instructions (2/4)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBC | A,A | 18 | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{A}-\mathrm{C}$ | 2 | 1 | $-\quad \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 167 |
|  | A,B | 19 | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{B}-\mathrm{C}$ | 2 | 1 |  |  | 167 |
|  | A,\#nn | 1A,nn | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{nn}-\mathrm{C}$ | 2 | 2 |  |  | 167 |
|  | A,[BR:ll] | $1 \mathrm{C}, \mathrm{ll}$ | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{BR}: l l]-\mathrm{C}$ | 3 | 2 |  |  | 167 |
|  | A,[hhll] | 1D, ll, hh | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{hh} l l]$ - C | 4 | 3 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 168 |
|  | A,[HL] | 1B | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{HL}]-\mathrm{C}$ | 2 | 1 |  |  | 168 |
|  | A,[IX] | 1E | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IX}]-\mathrm{C}$ | 2 | 1 |  |  | 168 |
|  | A,[IY] | 1F | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IY}]-\mathrm{C}$ | 2 | 1 |  |  | 168 |
|  | A,[IX+dd] | CE, 18,dd | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IX}+\mathrm{dd}]$-C | 4 | 3 |  |  | 169 |
|  | A,[IY + dd] | CE,19,dd | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IY}+\mathrm{dd}]$ - C | 4 | 3 | $-\quad \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 169 |
|  | A,[IX+L] | CE,1A | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IX}+\mathrm{L}]-\mathrm{C}$ | 4 | 2 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 169 |
|  | A,[IY+L] | CE,1B | $\mathrm{A} \leftarrow \mathrm{A}-[\mathrm{IY}+\mathrm{L}]-\mathrm{C}$ | 4 | 2 | $-\quad \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 169 |
|  | [HL],A | CE,1C | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]-\mathrm{A}-\mathrm{C}$ | 4 | 2 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 170 |
|  | [HL],\#nn | CE,1D,nn | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]-\mathrm{nn}-\mathrm{C}$ | 5 | 3 |  |  | 170 |
|  | [HL],[IX] | CE,1E | [HL] [ [HL]-[IX]-C | 5 | 2 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 171 |
|  | [HL],[IY] | CE,1F | [HL] [ [HL]-[IY]-C | 5 | 2 | $-\cdots \star \star \hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 171 |
| AND | A,A | 20 | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{A}$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 75 |
|  | A,B | 21 | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{B}$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 75 |
|  | A,\#nn | 22,nn | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{nn}$ | 2 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 75 |
|  | A,[BR:ll] | 24,ll | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{BR}: l l]$ | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 75 |
|  | A,[hhll] | 25,ll,hh | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{hh} l l]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 76 |
|  | A,[HL] | 23 | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{HL}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 76 |
|  | A,[IX] | 26 | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IX}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 76 |
|  | A,[IY] | 27 | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IY}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 76 |
|  | A, [IX+dd] | CE,20,dd | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IX}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 77 |
|  | A,[IY + dd] | CE,21,dd | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IY}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 77 |
|  | A,[IX+L] | CE,22 | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IX}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 77 |
|  | A,[IY+L] | CE, 23 | $\mathrm{A} \leftarrow \mathrm{A} \wedge[\mathrm{IY}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 77 |
|  | B,\#nn | CE,B0,nn | $\mathrm{B} \leftarrow \mathrm{B} \wedge \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 78 |
|  | L,\#nn | CE,B1,nn | $\mathrm{L} \leftarrow \mathrm{L} \wedge \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 78 |
|  | H,\#nn | CE,B2,nn | $\mathrm{H} \leftarrow \mathrm{H} \wedge \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 78 |
|  | SC,\#nn | 9C,nn | $\mathrm{SC} \leftarrow \mathrm{SC} \wedge \mathrm{nn}$ | 3 | 2 |  |  | 79 |
|  | [BR:ll],\#nn | D8,ll,nn | $[\mathrm{BR}: l l] \leftarrow[\mathrm{BR}: l l] \wedge \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 79 |
|  | [HL],A | CE,24 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge \mathrm{A}$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 79 |
|  | [HL],\#nn | CE,25,nn | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 80 |
|  | [HL],[IX] | CE,26 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge[\mathrm{IX}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 80 |
|  | [HL],[IY] | CE,27 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge[\mathrm{IY}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 80 |
| OR | A, A | 28 | $\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{A}$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 149 |
|  | A, B | 29 | $\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{B}$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 149 |
|  | A, \#nn | 2A,nn | $\mathrm{A} \leftarrow \mathrm{A} \vee \mathrm{nn}$ | 2 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 149 |
|  | A,[BR:ll] | 2C, $/ l$ | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{BR}: l l]$ | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 150 |
|  | A,[hhll] | 2D, ll, hh | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{hh} l l]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 150 |
|  | A,[HL] | 2B | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{HL}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 150 |
|  | A,[IX] | 2E | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{IX}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 151 |
|  | A,[IY] | 2F | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{IY}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 151 |
|  | A,[IX+dd] | CE,28,dd | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{IX}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 151 |
|  | A,[IY+dd] | CE,29,dd | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{IY}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 151 |
|  | A,[IX+L] | CE,2A | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{IX}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 152 |

8-bit Arithmetic and Logic Operation Instructions (3/4)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OR | A,[IY+L] | CE,2B | $\mathrm{A} \leftarrow \mathrm{A} \vee[\mathrm{I}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 152 |
|  | B,\#nn | CE,B4,nn | $\mathrm{B} \leftarrow \mathrm{B} \vee n n$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 152 |
|  | L,\#nn | CE,B5,nn | $\mathrm{L} \leftarrow \mathrm{Lv} \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 152 |
|  | H,\#nn | CE,B6,nn | $\mathrm{H} \leftarrow \mathrm{H} \vee \mathrm{nn}$ | 3 | 3 | $----\uparrow--\hat{\imath}$ |  | 153 |
|  | SC,\#nn | 9D,nn | $\mathrm{SC} \leftarrow \mathrm{SC} \vee \mathrm{nn}$ | 3 | 2 | $\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$ |  | 153 |
|  | [BR:ll],\#nn | D9, ll, nn | $[\mathrm{BR}: l l] \leftarrow[\mathrm{BR}: l l] \vee \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 153 |
|  | [HL],A | CE,2C | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee \mathrm{A}$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 154 |
|  | [HL], \#nn | CE,2D,nn | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 154 |
|  | [HL],[IX] | CE,2E | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee[\mathrm{IX}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 154 |
|  | [HL],[IY] | CE,2F | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee[\mathrm{IY}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 154 |
| XOR | A, A | 38 | $\mathrm{A} \leftarrow \mathrm{A} \forall \mathrm{A}$ | 2 | 1 | $----\imath--\hat{\imath}$ |  | 189 |
|  | A,B | 39 | $\mathrm{A} \leftarrow \mathrm{A} \forall \mathrm{B}$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 189 |
|  | A,\#nn | 3A,nn | $\mathrm{A} \leftarrow \mathrm{A} \forall \mathrm{nn}$ | 2 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 189 |
|  | A,[BR:ll] | $3 \mathrm{C}, l l$ | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{BR}: l l]$ | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 189 |
|  | A,[hhll] | 3D, ll, hh | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{hh} l l]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 190 |
|  | A,[HL] | 3B | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{HL}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 190 |
|  | A,[IX] | 3 E | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IX}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 190 |
|  | A,[IY] | 3F | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IY}]$ | 2 | 1 | $----\hat{\imath}--\hat{\imath}$ |  | 190 |
|  | A,[IX+dd] | CE,38,dd | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IX}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 191 |
|  | A,[IY+dd] | CE,39,dd | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IY}+\mathrm{dd}]$ | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 191 |
|  | A, [IX+L] | CE,3A | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IX}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 191 |
|  | A, [IY+L] | CE,3B | $\mathrm{A} \leftarrow \mathrm{A} \forall[\mathrm{IY}+\mathrm{L}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 191 |
|  | B,\#nn | CE,B8,nn | $\mathrm{B} \leftarrow \mathrm{B} \forall \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 192 |
|  | L, \#nn | CE,B9,nn | $\mathrm{L} \leftarrow \mathrm{L} \forall \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 192 |
|  | H,\#nn | CE,BA,nn | $\mathrm{H} \leftarrow \mathrm{H} \forall \mathrm{nn}$ | 3 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 192 |
|  | SC,\#nn | 9E,nn | $\mathrm{SC} \leftarrow \mathrm{SC} \forall \mathrm{nn}$ | 3 | 2 | へ1 $\hat{\imath}$ |  | 193 |
|  | [BR:ll],\#nn | DA, $l l, \mathrm{nn}$ | $[\mathrm{BR}: l l] \leftarrow[\mathrm{BR}: l l] \forall \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 193 |
|  | [HL],A | CE,3C | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall \mathrm{A}$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 193 |
|  | [HL], \#nn | CE,3D,nn | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall \mathrm{nn}$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 194 |
|  | [HL],[IX] | CE,3E | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall[\mathrm{IX}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 194 |
|  | [HL],[IY] | CE,3F | $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall[\mathrm{IY}]$ | 5 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 194 |
| CP | A, A | 30 | A-A | 2 | 1 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 90 |
|  | A,B | 31 | A-B | 2 | 1 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{}$ |  | 90 |
|  | A,\#nn | 32,nn | A-nn | 2 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 90 |
|  | A,[BR:ll] | 34,ll | A-[BR:ll] | 3 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 90 |
|  | A,[hhll] | 35,ll, hh | A-[hhll] | 4 | 3 | $----\hat{\imath} \hat{\imath} \imath \hat{\imath}$ |  | 91 |
|  | A,[HL] | 33 | A-[HL] | 2 | 1 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 91 |
|  | A,[IX] | 36 | A-[IX] | 2 | 1 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 92 |
|  | A,[IY] | 37 | A-[IY] | 2 | 1 | $----\hat{\imath} \imath \imath \imath \imath$ |  | 92 |
|  | A,[IX+dd] | CE,30,dd | A-[IX+dd] | 4 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 92 |
|  | A,[IY+dd] | CE,31,dd | A-[IY+dd] | 4 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 92 |
|  | A, $[\mathrm{IX}+\mathrm{L}]$ | CE,32 | A-[IX+L] | 4 | 2 | $----\hat{\imath} \imath \hat{\imath} \imath$ |  | 93 |
|  | A,[IY+L] | CE, 33 | A-[IY+L] | 4 | 2 | $----\hat{\imath} \imath \hat{\imath} \hat{\imath}$ |  | 93 |
|  | B,\#nn | CE,BC,nn | B-nn | 3 | 3 | $----\hat{\imath} \imath \imath \imath \imath$ |  | 93 |
|  | L,\#nn | CE,BD,nn | L-nn | 3 | 3 | $----\imath \imath \imath \imath \imath 1$ |  | 94 |
|  | H,\#nn | CE,BE,nn | H-nn | 3 | 3 | $----\hat{\imath} \imath \imath \imath \imath 1$ |  | 94 |
|  | BR,\#hh | CE,BF,hh | BR-hh | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 94 |
|  | [BR:ll],\#nn | DB, $l l, \mathrm{nn}$ | [BR: $l l]$ ]nn | 4 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 95 |

8-bit Arithmetic and Logic Operation Instructions (4/4)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP | [HL],A | CE,34 | [HL]-A | 3 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 95 |
|  | [HL],\#nn | CE,35,nn | [HL]-nn | 4 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 96 |
|  | [HL],[IX] | CE,36 | [HL]-[IX] | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 96 |
|  | [HL],[IY] | CE,37 | [HL]-[IY] | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 96 |
| BIT | A, B | 94 | A^B | 2 | 1 | $----\hat{\imath}-{ }^{\text {a }}$ |  | 81 |
|  | A,\#nn | 96,nn | $\mathrm{A} \wedge \mathrm{nn}$ | 2 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 81 |
|  | B,\#nn | 97,nn | $\mathrm{B} \wedge \mathrm{nn}$ | 2 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 81 |
|  | [BR:ll],\#nn | DC, $/ l, \mathrm{nn}$ | [BR:ll]^nn | 4 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 82 |
|  | [HL],\#nn | 95,nn | [HL]^nn | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 82 |
| INC | A | 80 | $\mathrm{A} \leftarrow \mathrm{A}+1$ | 2 | 1 | - - - - - $\downarrow$ |  | 106 |
|  | B | 81 | $\mathrm{B} \leftarrow \mathrm{B}+1$ | 2 | 1 | $------\downarrow$ |  | 106 |
|  | L | 82 | $\mathrm{L} \leftarrow \mathrm{L}+1$ | 2 | 1 | - - - - - - $\hat{\imath}$ |  | 106 |
|  | H | 83 | $\mathrm{H} \leftarrow \mathrm{H}+1$ | 2 | 1 | - - - - - $\hat{\imath}$ |  | 106 |
|  | BR | 84 | $\mathrm{BR} \leftarrow \mathrm{BR}+1$ | 2 | 1 | - - - - - $\hat{\imath}$ |  | 106 |
|  | [BR:ll] | 85,ll | $[\mathrm{BR}: l l] \leftarrow[\mathrm{BR}: l l]+1$ | 4 | 2 | $-----{ }^{-}$ |  | 107 |
|  | [HL] | 86 | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+1$ | 3 | 1 | $-----{ }^{-}$ |  | 107 |
| DEC | A | 88 | $\mathrm{A} \leftarrow \mathrm{A}-1$ | 2 | 1 | - - - - - $\downarrow$ |  | 102 |
|  | B | 89 | $\mathrm{B} \leftarrow \mathrm{B}-1$ | 2 | 1 | - - - - - - $\downarrow$ |  | 102 |
|  | L | 8A | $\mathrm{L} \leftarrow \mathrm{L}-1$ | 2 | 1 | - - - - - - $\downarrow$ |  | 102 |
|  | H | 8B | $\mathrm{H} \leftarrow \mathrm{H}-1$ | 2 | 1 | $-----\quad \hat{\imath}$ |  | 102 |
|  | BR | 8C | $\mathrm{BR} \leftarrow \mathrm{BR}-1$ | 2 | 1 | $------\hat{\imath}$ |  | 102 |
|  | [BR:ll] | 8D, $l l$ | $[\mathrm{BR}: l l] \leftarrow[\mathrm{BR}: l l]-1$ | 4 | 2 | - - - - - $\downarrow$ |  | 102 |
|  | [HL] | 8E | $[\mathrm{HL}] \leftarrow[\mathrm{HL}]-1$ | 3 | 1 | $-----{ }^{\text {a }}$ |  | 103 |
| CPL | A | CE,A0 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 101 |
|  | B | CE,A1 | $\mathrm{B} \leftarrow \overline{\mathrm{B}}$ | 3 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 101 |
|  | [BR:ll] | CE,A2,ll | $[\mathrm{BR}: l l] \leftarrow \overline{\overline{\mathrm{BR}:}: l l}]$ | 5 | 3 | $----\hat{\imath}--\hat{\imath}$ |  | 101 |
|  | [HL] | CE,A3 | $[\mathrm{HL}] \leftarrow \overline{[\mathrm{HL}}]$ | 4 | 2 | $----\hat{\imath}--\hat{\imath}$ |  | 101 |
| NEG | A | CE,A4 | $\mathrm{A} \leftarrow 0-\mathrm{A}$ | 3 | 2 | - - $\quad$ ¢ $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 148 |
|  | B | CE,A5 | $\mathrm{B} \leftarrow 0$ - B | 3 | 2 | - - $\quad$ ¢ $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 148 |
|  | [BR:ll] | CE,A6,ll | $[\mathrm{BR}: l l] \leftarrow 0-[\mathrm{BR}: l l]$ | 5 | 3 | - - $\quad$ ¢ $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 148 |
|  | [HL] | CE,A7 | $[\mathrm{HL}] \leftarrow 0-[\mathrm{HL}]$ | 4 | 2 | - - $\quad$ ¢ $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 148 |
| MLT |  | CE,D8 | $\mathrm{HL} \leftarrow \mathrm{L} * \mathrm{~A}$ | 12 | 2 | - - - - $\hat{\imath} 000 \hat{\imath}$ | MODEL1/3 <br> only | 147 |
| DIV |  | CE,D9 | L $\leftarrow \mathrm{HL} / \mathrm{A}, \mathrm{H} \leftarrow$ Remainder | 13 | 2 | - - - $\hat{\imath} \hat{\imath} 0 \hat{\imath}$ |  | 104 |

16-bit Arithmetic Operation Instructions (1/2)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | BA,BA | CF,00 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \imath \imath \imath \imath$ |  | 71 |
|  | BA,HL | CF,01 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 71 |
|  | BA,IX | CF,02 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{IX}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 71 |
|  | BA,IY | CF,03 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{IY}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 71 |
|  | BA,\#mmnn | C0,nn,mm | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | HL,BA | CF,20 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | HL, HL | CF,21 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | HL, IX | CF,22 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{IX}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | HL, IY | CF,23 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{IY}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | HL, \#mmnn | C1,nn,mm | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 72 |
|  | IX,BA | CF,40 | $\mathrm{IX} \leftarrow \mathrm{IX}+\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 73 |
|  | IX,HL | CF,41 | $\mathrm{IX} \leftarrow \mathrm{IX}+\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 73 |
|  | IX,\#mmnn | C2,nn,mm | $\mathrm{IX} \leftarrow \mathrm{IX}+\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 73 |
|  | IY, BA | CF,42 | $\mathrm{IY} \leftarrow \mathrm{IY}+\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 73 |
|  | IY,HL | CF,43 | $\mathrm{IY} \leftarrow \mathrm{IY}+\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 73 |
|  | IY,\#mmnn | C3,nn,mm | IY $\leftarrow \mathrm{IY}+\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \imath \hat{\imath} \hat{\imath}$ |  | 74 |
|  | SP,BA | CF,44 | $\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 74 |
|  | SP,HL | CF,45 | $\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \imath \imath \imath \imath$ |  | 74 |
|  | SP, \#mmnn | CF,68,nn,mm | $\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{mmnn}$ | 4 | 4 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 74 |
| ADC | BA,BA | CF,04 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{BA}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 65 |
|  | BA,HL | CF,05 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{HL}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 65 |
|  | BA,IX | CF,06 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{IX}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 65 |
|  | BA,IY | CF,07 | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{IY}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 65 |
|  | BA,\#mmnn | CF,60,nn,mm | $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{mmnn}+\mathrm{C}$ | 4 | 4 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 65 |
|  | HL,BA | CF,24 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{BA}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 66 |
|  | HL, HL | CF,25 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{HL}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 66 |
|  | HL, IX | CF,26 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{IX}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 66 |
|  | HL, IY | CF,27 | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{IY}+\mathrm{C}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 66 |
|  | HL, \#mmnn | CF,61,nn,mm | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{mmnn}+\mathrm{C}$ | 4 | 4 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 66 |
| SUB | BA,BA | CF,08 | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 184 |
|  | BA,HL | CF,09 | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 184 |
|  | BA,IX | CF,0A | BA $\leftarrow$ BA-IX | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 184 |
|  | BA,IY | CF,0B | BA $\leftarrow$ BA-IY | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 184 |
|  | BA,\#mmnn | D0,nn,mm | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 185 |
|  | HL,BA | CF,28 | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \imath \hat{\imath} \hat{\imath}$ |  | 185 |
|  | HL, HL | CF,29 | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 185 |
|  | HL, IX | CF,2A | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{IX}$ | 4 | 2 | $----\hat{\imath} \imath \hat{\imath} \imath$ |  | 185 |
|  | HL, IY | CF,2B | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{IY}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 185 |
|  | HL, \#mmnn | D1,nn,mm | HL $\leftarrow \mathrm{HL}-\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 185 |
|  | IX,BA | CF,48 | $\mathrm{IX} \leftarrow \mathrm{IX}-\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 186 |
|  | IX, HL | CF,49 | $\mathrm{IX} \leftarrow \mathrm{IX}-\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 186 |
|  | IX,\#mmnn | D2,nn,mm | IX $\leftarrow$ IX-mmnn | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 186 |
|  | IY,BA | CF,4A | $\mathrm{IY} \leftarrow \mathrm{IY}-\mathrm{BA}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 186 |
|  | IY,HL | CF,4B | $\mathrm{IY} \leftarrow \mathrm{IY}-\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 186 |
|  | IY,\#mmnn | D3,nn,mm | IY $\leftarrow \mathrm{IY}-\mathrm{mmnn}$ | 3 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 187 |
|  | SP,BA | CF,4C | SP $\leftarrow$ SP-BA | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 187 |
|  | SP,HL | CF,4D | $\mathrm{SP} \leftarrow \mathrm{SP}-\mathrm{HL}$ | 4 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 187 |
|  | SP,\#mmnn | CF,6A,nn,mm | $\mathrm{SP} \leftarrow \mathrm{SP}-\mathrm{mmnn}$ | 4 | 4 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 187 |

16-bit Arithmetic Operation Instructions (2/2)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC |  | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 11 IO U D N V C Z |  |  |
| SBC | BA,BA |  | CF,0C | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{BA}-\mathrm{C}$ | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 171 |
|  | BA,HL | CF,0D | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{HL}-\mathrm{C}$ | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 171 |
|  | BA,IX | CF,0E | BA $\leftarrow$ BA-IX-C | 4 | 2 |  | - - - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 171 |
|  | BA,IY | CF,0F | $\mathrm{BA} \leftarrow \mathrm{BA}-\mathrm{IY}-\mathrm{C}$ | 4 | 2 |  | $----\hat{\imath} \downarrow \hat{\imath} \downarrow$ |  | 171 |
|  | BA,\#mmnn | CF,62,nn,mm | BA $\leftarrow$ BA-mmnn-C | 4 | 4 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
|  | HL,BA | CF,2C | HL $\leftarrow$ HL-BA-C | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
|  | HL, HL | CF,2D | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{HL}-\mathrm{C}$ | 4 | 2 |  | - - - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
|  | HL, IX | CF,2E | $\mathrm{HL} \leftarrow$ HL-IX-C | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
|  | HL,IY | CF,2F | HL $\leftarrow$ HL-IY-C | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
|  | HL,\#mmnn | CF,63,nn,mm | HL $\leftarrow$ HL-mmnn-C | 4 | 4 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 172 |
| CP | BA,BA | CF,18 | BA-BA | 4 | 2 |  | $----\hat{\imath} \imath \imath \imath \imath$ |  | 97 |
|  | BA,HL | CF,19 | BA-HL | 4 | 2 |  | $----\hat{\imath} \imath \imath \imath \imath$ |  | 97 |
|  | BA,IX | CF,1A | BA-IX | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 97 |
|  | BA,IY | CF,1B | BA-IY | 4 | 2 |  | $----\hat{\imath} \imath \imath \imath \imath$ |  | 97 |
|  | BA,\#mmnn | D4,nn,mm | BA-mmnn | 3 | 3 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 97 |
|  | HL, BA | CF,38 | HL-BA | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 98 |
|  | HL, HL | CF,39 | HL-HL | 4 | 2 |  | $-\quad--\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 98 |
|  | HL, IX | CF,3A | HL-IX | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 98 |
|  | HL, IY | CF,3B | HL-IY | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 98 |
|  | HL,\#mmnn | D5,nn,mm | HL-mmnn | 3 | 3 |  | $----\imath \imath \imath \imath \imath$ |  | 98 |
|  | IX,\#mmnn | D6,nn,mm | IX-mmnn | 3 | 3 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 99 |
|  | IY,\#mmnn | D7,nn,mm | IY-mmnn | 3 | 3 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 99 |
|  | SP,BA | CF,5C | SP-BA | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 100 |
|  | SP,HL | CF,5D | SP-HL | 4 | 2 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 100 |
|  | SP,\#mmnn | CF,6C,nn,mm | SP-mmnn | 4 | 4 |  | $----\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 100 |
| INC | BA | 90 | $\mathrm{BA} \leftarrow \mathrm{BA}+1$ | 2 | 1 |  | $------\hat{\imath}$ |  | 107 |
|  | HL | 91 | $\mathrm{HL} \leftarrow \mathrm{HL}+1$ | 2 | 1 |  | $------\downarrow$ |  | 107 |
|  | IX | 92 | IX $\leftarrow \mathrm{IX}+1$ | 2 | 1 |  | - - - - - $\hat{\imath}$ |  | 107 |
|  | IY | 93 | $\mathrm{IY} \leftarrow \mathrm{IY}+1$ | 2 | 1 |  | - - - - - - $\downarrow$ |  | 107 |
|  | SP | 87 | $\mathrm{SP} \leftarrow \mathrm{SP}+1$ | 2 | 1 |  | $-\quad-\quad-\quad-\hat{\imath}$ |  | 108 |
| DEC | BA | 98 | $\mathrm{BA} \leftarrow \mathrm{BA}-1$ | 2 | 1 |  | - - - - - - $\uparrow$ |  | 103 |
|  | HL | 99 | $\mathrm{HL} \leftarrow \mathrm{HL}-1$ | 2 | 1 |  | - - - - - - $\hat{\imath}$ |  | 103 |
|  | IX | 9A | $\mathrm{IX} \leftarrow \mathrm{IX}-1$ | 2 | 1 |  | $------\downarrow$ |  | 103 |
|  | IY | 9B | $\mathrm{IY} \leftarrow \mathrm{IY}-1$ | 2 | 1 |  | - - - - - $\hat{\imath}$ |  | 103 |
|  | SP | 8F | $\mathrm{SP} \leftarrow \mathrm{SP}-1$ | 2 | 1 |  | - - - - - - $\downarrow$ |  | 103 |

## Auxiliary Operation Instructions



Rotate/Shift Instructions (1/2)

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | I1 IO U D N V C Z |  |  |  |  |  |
| RL | A |  | CE,90 |  | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 162 |
|  | B | CE,91 |  | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 162 |
|  | [BR:ll] | CE,92,ll |  | 5 | 3 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 163 |
|  | [HL] | CE,93 |  | 4 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 163 |
| RLC | A | CE,94 | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline 7 & 6 \\ \hline & 6 & 5 & 4 & 3 & 2 \\ \hline \end{array}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 163 |
|  | B | CE,95 | $\begin{array}{\|c\|c\|c\|c\|c\|c\|} \hline 7 & 6 \\ \hline 7 & 6 & 5 & 4 & 3 & 2 \\ \hline \end{array}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 163 |
|  | [BR:ll] | CE,96,ll |  | 5 | 3 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 164 |
|  | [HL] | CE,97 | $\begin{gathered} \hline \mathrm{C}<\begin{array}{\|l\|l\|l\|l\|l\|} \hline 76\|5\| 3\|2\| 10 \\ {[\mathrm{HL}]} \\ \hline \end{array} \\ \hline \end{gathered}$ | 4 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 164 |
| RR | A | CE,98 | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline 7 & 6 & 5 & 4 & 3 & 2 \\ \hline \end{array}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 164 |
|  | B | CE,99 | $\begin{array}{\|l\|l\|l\|l\|l\|l\|l\|l\|} \hline 7 & \rightarrow & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline \end{array}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 164 |
|  | [BR:ll] | CE,9A,ll |  | 5 | 3 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 165 |
|  | [HL] | CE,9B |  | 4 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 165 |
| RRC | A | CE,9C |  | 3 | 2 | $---\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 166 |
|  | B | CE,9D |  | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 166 |
|  | [BR:ll] | CE,9E, $l l$ |  | 5 | 3 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 166 |
|  | [HL] | CE,9F |  | 4 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 166 |
| SLA | A | CE,80 | $\mathrm{C} \longleftarrow \frac{\begin{array}{l\|l\|l\|l\|l\|l\|} \hline 7 & 6 & 5 & 4\|3\| 2\|1\| \\ \mathrm{A} \end{array}<0}{}$ | 3 | 2 | - - - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 173 |
|  | B | CE, 81 | $\begin{gathered} \mathrm{C} \leftarrow \begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline 7 & 6 & 5 & 4\|3\| 2\|1\| \\ B \end{array}<-0 \end{gathered}$ | 3 | 2 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 173 |
|  | [BR:ll] | CE, 82,ll |  | 5 | 3 | $----\hat{\imath} \hat{\imath} \hat{\imath}$ |  | 174 |
|  | [HL] | CE,83 |  | 4 | 2 | - - - $\hat{\imath} \hat{\imath} \hat{\imath} \hat{\imath}$ |  | 174 |
| SLL | A | CE,84 | $\mathrm{C} \longleftarrow \frac{\begin{array}{l\|l\|l\|l\|l\|l\|} \hline 7 & 6\|5\| & 4\|3\| 2\|1\| \\ \mathrm{A} \end{array}<0}{}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 175 |
|  | B | CE, 85 | $\mathrm{C} \longleftarrow \frac{\begin{array}{l\|l\|l\|l\|l\|l\|} \hline 7 & 6 & 5 & 4\|3\| 2\|1\| \\ \mathrm{B} \end{array} 0}{}$ | 3 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 175 |
|  | [BR:ll] | CE,86,ll |  | 5 | 3 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 175 |
|  | [HL] | CE, 87 |  | 4 | 2 | $----\hat{\imath}-\hat{\imath} \hat{\imath}$ |  | 176 |

Rotate/Shift Instructions (2/2)


## Stack Control Instructions



* New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.

In MODEL0/1, instructions that access these registers cannot be used.

Branch Instructions (1/4)

| Mnemonic |  | Machine <br> Code <br> F1,rr | Condition <br> Unconditionable | Operation <br> MODELO/1 $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1 \\ & M O D E L 2 / 3 \\ & \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1, \mathrm{CB} \leftarrow \mathrm{I} \end{aligned}$ | Cycle <br> 2 | Byte | SC | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JRS | rr |  |  |  |  | 2 | - - - - - - - | 112 |
| JRS | C,rr <br> NC,rr <br> Z,rr <br> NZ, rr | E4,rr <br> E5,rr <br> E6,rr <br> E7,rr | $\begin{aligned} & \mathrm{C}=1 \\ & \mathrm{C}=0 \\ & \mathrm{Z}=1 \\ & \mathrm{Z}=0 \end{aligned}$ |  | 2 | 2 | - - - - - - - | 113 |
| JRS | LT,rr <br> LE,rr <br> GT,rr <br> GE,rr <br> V,rr <br> NV,rr <br> P,rr <br> M,rr <br> F0,rr <br> F1,rr <br> F2,rr <br> F3,rr <br> NF0,rr <br> NF1,rr <br> NF2,rr <br> NF3,rr | CE,E0,rr <br> CE,E1,rr <br> CE,E2,rr <br> CE,E3,rr <br> CE,E4,rr <br> CE,E5,rr <br> CE,E6,rr <br> CE,E7,rr <br> CE,E8,rr <br> CE,E9,rr <br> CE,EA,rr <br> CE,EB,rr <br> CE,EC,rr <br> CE,ED,rr <br> CE,EE,rr <br> CE,EF,rr | $[\mathrm{N} \forall \mathrm{V}]=1$ <br> $\mathrm{Zv}[\mathrm{N} \forall \mathrm{V}]=1$ <br> $\mathrm{Zv}[\mathrm{N} \forall \mathrm{V}]=0$ <br> $[\mathrm{~N} \forall \mathrm{~V}]=0$ <br> $\mathrm{~V}=1$ <br> $\mathrm{~V}=0$ <br> $\mathrm{~N}=0$ <br> $\mathrm{~N}=1$ <br> $\mathrm{~F} 0=1$ <br> $\mathrm{~F} 1=1$ <br> $\mathrm{~F} 2=1$ <br> $\mathrm{~F} 3=1$ <br> $\mathrm{~F} 0=0$ <br> $\mathrm{~F} 1=0$ <br> $\mathrm{~F} 2=0$ <br> $\mathrm{~F} 3=0$ | MODELO/1 <br> If Condition is true, then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+2$ else $\mathrm{PC} \leftarrow \mathrm{PC}+3$ <br> MODEL2/3 <br> If Condition is true, then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+2, \mathrm{CB} \leftarrow \mathrm{NB}$ else $\mathrm{PC} \leftarrow \mathrm{PC}+3, \mathrm{NB} \leftarrow \mathrm{CB}$ | 3 | 3 | - - - - - - - | 113 |
| JRL | qqrr | F3,rr,qq | Unconditionable | MODELO/1 $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2$ MODEL2/3 $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2, \mathrm{CB} \leftarrow \mathrm{NB}$ | 3 | 3 | - - - - - - | 110 |
| JRL | C,qqrr <br> NC, qqrr <br> Z,qqrr <br> NZ,qqrr | EC,rr,qq ED,rr,qq EE,rr,qq EF,rr,qq | $\begin{aligned} & \mathrm{C}=1 \\ & \mathrm{C}=0 \\ & \mathrm{Z}=1 \\ & \mathrm{Z}=0 \end{aligned}$ | $M O D E L O / 1$ If Condition is true, then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2$ else $\mathrm{PC} \leftarrow \mathrm{PC}+3$ MODEL2/3 If Condition is true, then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2, \mathrm{CB} \leftarrow \mathrm{NB}$ else $\mathrm{PC} \leftarrow \mathrm{PC}+3, \mathrm{NB} \leftarrow \mathrm{CB}$ | 3 | 3 | - - - - - - | 111 |
| DJR | NZ,rr | F5,rr | $\mathrm{B}=0$ | ```MODELO/I \(B \leftarrow B-1\), If \(B=0\), then \(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1\) else \(\mathrm{PC} \leftarrow \mathrm{PC}+2\) MODEL2/3 \(\mathrm{B} \leftarrow \mathrm{B}-1\), If \(\mathrm{B}=0\), then \(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1, \mathrm{CB} \leftarrow \mathrm{NB}\) else \(\mathrm{PC} \leftarrow \mathrm{PC}+2, \mathrm{NB} \leftarrow \mathrm{CB}\)``` | 4 | 2 | - - - - - $\hat{\imath}$ | 104 |

Branch Instructions (2/4)


Branch Instructions (3/4)


Branch Instructions (4/4)


## System Control Instructions

| Mnemonic |  | Machine Code | Operation | Cycle | Byte | SC |  |  |  |  |  |  | Comment | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 10 |  |  |  |  | Z |  |  |
| NOP |  |  | FF | No Operation | 2 | 1 | - | - | - |  | - | - | - |  | 149 |
| HALT |  | CE,AE | HALT | 3 | 2 | - | - | - |  | - | - | - |  | 106 |
| SLP |  | CE,AF | SLEEP | 3 | 2 | - | - | - |  | - | - | - |  | 176 |

### 4.4 Detailed Explanation of Instructions

Here we will explain each instruction individually.
This explanation will be given according to the following format.
View of the explanation


The meaning of the symbols are the same as for the instruction list. See section "4.3.2 Symbol meanings".
We will use the below symbols when explaining multiple registers as aggregations.
$r$......... Data registers A/B, or A/B/L/H
ir ........ Index registers IX/IY
rp ....... 16-bit (pair) registers BA/HL or 16-bit registers (BA)/HL/IX/IY / (SP)
$\boldsymbol{e r} . . . . . .$. New code bank register NB and expand page registers EP / XP / YP
cc1 ..... Branch conditions C/NC/Z/NZ
cc2 ..... Branch conditions LT/LE/GT/GE/V/NV/P/M/F0/F1/F2/F3/NF0/NF1/NF2/NF3
Instructions for which the number of bus cycles differ in the maximum mode and minimum mode are indicated with (MAX) and (MIN) for the number of cycles. MIN includes the MODEL0/1.
$\boldsymbol{A D C} \boldsymbol{A}, \boldsymbol{r}| || || || || || || || || || || | \mid$ add with carry r reg. to A reg. ||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+\mathbf{r}+\mathbf{C}$
Adds the content of the $r$ register $(\mathrm{A} / \mathrm{B})$ and carry (C) to the A register.
Code
*


Mode Src: Register direct
Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

ADC A, \#nn |||||||||||||||| Add with carry immediate data nn to A reg. |||||||||||||||||||||||||||| 2 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+\mathbf{n n}+\mathbf{C}$
Adds 8-bit immediate data nn and carry (C) to the A register.

| Code | MSB |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\qquad$0 0 0 0 1 0 1 0 $0 A H$ <br>    n n     |  |  |  |  |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | nn | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30 H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

ADC A, [BR:Il] ||||||||| Add with carry location [BR:ll] to A reg. |||||||||||||||||||||||||||||| 3 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{BR}: l l]+\mathbf{C}$
Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address $l l$ (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

## Mode Src: 8-bit absolute <br> Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [BR:ll] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  |  | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

## 

## Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{hh} l l]+\mathbf{C}$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the 16 -bit absolute address hh $l l$.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: 16-bit absolute
Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [hhll] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

ADC A, [HL] ||||||||||||| Add with carry location [HL] to A reg. \|||||||||||||||||||||||||||||||| 2 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{HL}]+\mathbf{C}$
Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode Src: Register indirect
Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [HL] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

## ADC A, [ir] ||||||||||||||||| Add with carry location [ir reg.] to A reg. ||||||||||||||||||||||||||||||| 2 cycles |||

Function $\mathbf{A} \leftarrow \mathbf{A}+[\mathrm{ir}]+\mathbf{C}$
Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the ir register (IX/IY).
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

## Code

Mode Src: Register indirect
Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [ir] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

Flag

| 11 | 10 | U | D | N | V | C | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

## ADC A, [ir+dd] |||||||| Add with carry location [ir reg. + dd] to A reg. ||||||||||||||||||||||| 4 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{ir}+\mathrm{dd}]+\mathbf{C}$
Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

$\begin{array}{ll}\text { Mode } & \text { Src: Register indirect with displacement } \\ & \text { Dst: Register direct }\end{array}$

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [ir+dd] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

## 

## Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[i r+L]+C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
The content of the L register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code
MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LSB |  |  |  |  |  |  |  |  |


| 0 | 0 | 0 | 0 | 1 | 0 | 1 | ir |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* 

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| $I X$ | 0 | $A D C A,[I X+L]$ | $0 A H$ |
| IY | 1 | ADC A, [IY+L] | $0 B H$ |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode $\quad$ Src: Register indirect with index register Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [ir+L] | C | A | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| $\begin{aligned} & \text { - } D=1, U=0 \\ & \text { - } D=1, U=1 \end{aligned}$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
|  | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

ADC [HL], $\boldsymbol{A}_{\|/\| /\| \|\| \|\| \|| | \mid ~ A d d ~ w i t h ~ c a r r y ~}$ a reg. to location [HL] |||||||||||||||||||||||||||||||||||| 4 cycles |||

## Function $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{A}+\mathrm{C}$

Adds the content of the A register and the carry (C) to the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

Mode Src: Register direct
Dst: Register indirect

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | A | C | [HL] | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |



Function $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathbf{n n}+\mathbf{C}$
Adds the 8-bit immediate data nn and the carry (C) to the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode Src: Immediate data
Dst: Register indirect

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | nn | C | [HL] | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |

## ADC [HL], [ir] |||||||||||| Add with carry location [ir reg.] to location [HL] |||||||||||||||||||| 5 cycles |||

$[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{ir}]+\mathrm{C}$
Adds the content of the data memory that has been address specified by the ir register (IX/ IY) and the carry (C) to the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code

*

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| $I X$ | 0 | $A D C[H L],[I X]$ | $0 E H$ |
| IY | 1 | ADC [HL], [IY] | $0 F H$ |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: Register indirect
Dst: Register indirect

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | [ir] | C | [HL] | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 0 | 3DH | 0 | 0 | 0 | 0 |
|  | 18H | 25H | 1 | 3EH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 0 | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 0 | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 0 | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 25 | 1 | 44 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 25 | 1 | 04 | 0 | 0 | 1 | 0 |



Function $\mathrm{BA} \leftarrow \mathrm{BA}+\mathrm{rp}+\mathrm{C}$
Adds the content of the rp register (BA/HL/ IX/IY) and the carry (C) to the BA register.

Code
MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CFH |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | $r p$ | $04 H-07 H *$ |

* 

| $r p$ | Mnemonic | Code |  |
| :---: | :---: | :---: | :---: |
| BA | 00 | ADC BA, BA | 04 H |
| HL | 01 | ADC BA, HL | 05 H |
| IX | 10 | ADC BA, IX | 06 H |
| IY | 11 | ADC BA, IY | 07 H |

Mode

Example

Src: Register direct Dst: Register direct

| Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BA | rp | C | BA | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| 1380H | 3546H | 0 | 48C6H | 0 | 0 | 0 | 0 |
| 1380H | 3546H | 1 | 48C7H | 0 | 0 | 0 | 0 |
| 1380H | EC80H | 0 | 0000H | 0 | 0 | 1 | 1 |
| 5218H | 4174H | 0 | 938CH | 1 | 1 | 0 | 0 |
| 5342H | C32AH | 1 | 166DH | 0 | 0 | 1 | 0 |

## Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

ADC BA, \#mmnn ||| Add with carry immediate data mmnn to BA reg. |||||||||||||||||||| 4 cycles |||

Function $B A \leftarrow B A+m m n n+C$
Adds the 16 -bit immediate data mmnn and the carry (C) to the BA register.


Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BA | mmnn | C | BA | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| 1380 H | 3546 H | 0 | 48 C 6 H | 0 | 0 | 0 | 0 |
| 1380 H | 3546 H | 1 | 48 C 7 H | 0 | 0 | 0 | 0 |
| 1380 H | EC 80 H | 0 | 0000 H | 0 | 0 | 1 | 1 |
| 5218 H | 4174 H | 0 | 938 CH | 1 | 1 | 0 | 0 |
| 5342 H | C 32 AH | 1 | 166 DH | 0 | 0 | 1 | 0 |



Function $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{rp}+\mathrm{C}$
Adds the content of the rp register (BA/HL/ IX/IY) and the carry (C) to the HL register.
Code

*

| $r p$ | Mnemonic | Code |  |
| :---: | :---: | :---: | :---: |
| BA | 00 | ADC HL, BA | 24 H |
| HL | 01 | ADC HL, HL | 25 H |
| IX | 10 | ADC HL, IX | 26 H |
| IY | 11 | ADC HL, IY | 27 H |

Flag

| I | IO | U | D | N | V | C | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: Register direct Dst: Register direct

| Example | Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HL | rp | C | HL | SC |  |  |  |
|  |  |  |  |  | N | V | C | Z |
|  | 1380H | 3546 H | 0 | 48C6H | 0 | 0 | 0 | 0 |
|  | 1380H | 3546 H | 1 | 48 C 7 H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0 | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 0 | 938CH | 1 | 1 | 0 | 0 |
|  | 5342H | C32AH | 1 | 166DH | 0 | 0 | 1 | 0 |
|  |  |  |  |  |  |  |  | ( HL ) |

ADC HL, \#mmnn ||| Add with carry immediate data mmnn to HL reg. ||||||||||||||||||||||| 4 cycles |||


| Mode | Src: Im Dst: Re | mediat <br> egister |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example |  | Set Value |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  | HL | mmnn | C | HL | N | V | C | Z |
|  | 1380H | 3546 H | 0 | 48C6H | 0 | 0 | 0 | 0 |
|  | 1380H | 3546H | 1 | 48C7H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0 | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 0 | 938CH | 1 | 1 | 0 | 0 |
|  | 5342H | C32AH | 1 | 166DH | 0 | 0 | 1 | 0 |

## 

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+\mathbf{r}$
Adds the content of the r register $(\mathrm{A} / \mathrm{B})$ to the A register.

Code


Mode Src: Register direct Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

## 

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+\mathbf{n n}$
Adds 8-bit immediate data nn to the A register.

Code

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode $\quad$ Src: Immediate data Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | nn | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |



## Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[B R: l l]$

Adds the content of the data memory to the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address $l l$ (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

| Example | Src: 8-bit absolute <br> Dst: Register direct |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Set Value |  | Result |  |  |  |  |
|  | A | [BR: $l l]$ | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

## 

## Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{hh} l \mathrm{l}]$

Adds the content of the data memory that has been address specified by the 16 -bit absolute address hhl $l l$ to the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

## 

Mode Src: 16-bit absolute Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [hhll] | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | FOH | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

Function $\quad A \leftarrow A+[H L]$
Adds the content of the data memory that has been address specified by the HL register to the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

Flag

| 11 | 10 | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |


| Mode | Src: Register indirect <br>  <br>  <br> Dst: Register direct |
| :--- | :--- |


| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [HL] | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30 H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| $\begin{aligned} & \text { - } D=1, U=0 \\ & \text { - } D=1, U=1 \end{aligned}$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
|  | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

$\boldsymbol{A D D} \boldsymbol{A},[$ ir] $| || || || || || || || || |$ Add location [ir reg.] to A reg. |||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{ir}]$
Adds the content of the data memory that has been address specified by the ir register (IX/ IY) to the A register.
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

## Code

$$
\begin{aligned}
& \text { MSB } \\
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 1 & 1 & \text { ir } \\
\hline \hline
\end{array} .
\end{aligned}
$$

Mode Src: Register indirect
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [ir] | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 20 H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

## $\boldsymbol{A D D} \boldsymbol{A},[\mathbf{i r}+\boldsymbol{d} \mathbf{d}] /|||||| |$ Add location [ir reg. + dd] to A reg. ||||||||||||||||||||||||||||||||||||| 4 cycles |||

## Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[\mathrm{ir}+\mathrm{dd}]$

Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

## Code

MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | CEH |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


*

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| $I X$ | 0 | ADD A, [IX+dd] | 00 H |
| IY | 1 | ADD A, [IY+dd] | 01 H |

Mode $\quad$ Src: Register indirect with displacement
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [ir+dd] | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30 H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

## $\boldsymbol{A D D} \boldsymbol{A},[i r+L]$ ||||||||||| Add location [ir reg. $+L]$ to $A$ reg. |||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function $\quad \mathbf{A} \leftarrow \mathbf{A}+[i \mathrm{ir}+\mathrm{L}]$
Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
The content of the $L$ register is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code
MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 0 | 0 | 0 | 1 | ir |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | $02 \mathrm{H} / 03 \mathrm{H} *$

* 

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| IX | 0 | ADD A, $[\mathrm{IX}+\mathrm{L}]$ | 02 H |
| IY | 1 | ADD A, $[\mathrm{IY}+\mathrm{L}]$ | 03 H |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

## $\boldsymbol{A} \boldsymbol{D} \boldsymbol{D}$ [HL], $\boldsymbol{A}$ |||||||||||||| Add $A$ reg. to location [HL] |||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function $[\mathrm{HL}] \leftarrow[\mathrm{HL}]+\mathrm{A}$
Adds the content of the A register to the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: Register direct Dst: Register indirect

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | A | [HL] | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30 H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

$\boldsymbol{A D} \boldsymbol{D}$ [HL], \#nn |||||||| Add immediate data nn to location [HL] ||||||||||||||||||||||||||||||||| 5 cycles |||

Function
$[\mathrm{HL}] \leftarrow[\mathrm{HL}]+n n$
Adds the 8-bit immediate data nn to the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

Mode Src: Immediate data
Dst: Register indirect

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | nn | [HL] | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | FOH | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |

## ADD [HL], [ir] |||||||||| Add location [ir reg.] to location [HL] ||||||||||||||||||||||||||||||||| 5 cycles |||

## Function $\quad[\mathrm{HL}] \leftarrow[\mathrm{HL}]+[\mathrm{ir}]$

Adds the content of the data memory that has been address specified by the ir register (IX/ IY) to the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code
MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | CEH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | ir | $06 H / 07 H *$ |

* 

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| $I X$ | 0 | ADD [HL], [IX] | 06 H |
| IY | 1 | ADD [HL], [IY] | 07 H |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | $\star$ | $\star$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\begin{array}{rr}\text { Mode } & \begin{array}{r}\text { Src: Register indirect } \\ \text { Dst: Register indirect }\end{array}\end{array}$

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | [ir] | [HL] | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| - $D=0, U=0$ | 18H | 25H | 3DH | 0 | 0 | 0 | 0 |
|  | 30H | D0H | 00H | 0 | 0 | 1 | 1 |
|  | 30H | F0H | 20H | 0 | 0 | 1 | 0 |
|  | 30H | 50H | 80H | 1 | 1 | 0 | 0 |
| - $D=1, U=0$ | 18 | 24 | 42 | 0 | 0 | 0 | 0 |
| - $D=1, U=1$ | 18 | 24 | 02 | 0 | 0 | 1 | 0 |



Function $B A \leftarrow B A+r p$
Adds the content of the rp register (BA/HL/ IX/IY) to the BA register.
Code

*

| rp | Mnemonic | Code |  |
| :---: | :---: | :---: | :---: |
| BA | 00 | ADD BA, BA | 00 H |
| HL | 01 | ADD BA, HL | 01 H |
| IX | 10 | ADD BA, IX | 02 H |
| IY | 11 | ADD BA, IY | 03 H |

Mode Src: Register direct
Dst: Register direct

| Set Value |  | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BA | rp | BA | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
| 1380 H | 3546 H | 48 C 6 H | 0 | 0 | 0 | 0 |  |
| 1380 H | EC 80 H | 0000 H | 0 | 0 | 1 | 1 |  |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |  |
| 5342 H | C32AH | 166 CH | 0 | 0 | 1 | 0 |  |

Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\boldsymbol{A D D} \boldsymbol{B A}, \# \boldsymbol{m m n n}$ ||| Add immediate data mmn to BA reg. |||||||||||||||||||||||||||||||||| 3 cycles |||

| Function | $B A \leftarrow B A+m m n n$ <br> Adds the 16 -bit immediate data mmn BA register. |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | MSB LSB |  |  |  |  |  |  |  |  |
|  | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | COH |
|  |  |  |  | n | n |  |  |  | nn |
|  |  |  |  | m | m |  |  |  | mm |
| Flag | I1 | 10 | U | D | N | V | C | Z |  |
|  | - | - | - | - | $\downarrow$ | $\hat{\imath}$ | へ | $\uparrow$ |  |

$\begin{array}{ll}\text { Mode } & \begin{array}{l}\text { Src: Immediate data } \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}$

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BA | mmnn | BA | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 1380H | 3546H | 48C6H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 938CH | 1 | 1 | 0 | 0 |
|  | 5342H | C 32 AH | 166 CH | 0 | 0 | 1 | 0 |

$\boldsymbol{A D D} \boldsymbol{H L}, \boldsymbol{r p}| || || || || || || || |$ add rp reg. to HL reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{rp}$
Adds the content of the rp register (BA/HL/ IX/IY) to the HL register.

Code


Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode $\quad$ Src: Register direct
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HL | rp | HL | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 1380H | 3546H | 48 C 6 H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 938CH | 1 | 1 | 0 | 0 |
|  | 5342H | C 32 AH | 166 CH | 0 | 0 | 1 | 0 |

$\boldsymbol{A} \boldsymbol{D} \boldsymbol{D} \boldsymbol{H}, \# \boldsymbol{m m n n}$ ||| Add immediate data mmnn to HL reg. |||||||||||||||||||||||||||||||||||| 3 cycles |||

Function $H L \leftarrow H L+$ mmnn
Adds the 16 -bit immediate data mmnn to the HL register.
Code


Flag

Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HL | mmnn | HL | SC |  |  |  |  |
|  |  |  | N | V | C | Z |  |
| 1380 H | 3546 H | 48 C 6 H | 0 | 0 | 0 | 0 |  |
| 1380 H | EC 80 H | 0000 H | 0 | 0 | 1 | 1 |  |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |  |
| 5342 H | C 32 AH | 166 CH | 0 | 0 | 1 | 0 |  |



Function IX $\leftarrow \mathrm{IX}+\mathrm{rp}$
Adds the content of the rp register (BA/HL) to the IX register.
Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode

Example
Src: Register direct Dst: Register direct

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IX |  | rp | IX | SC |  |  |
|  |  |  |  | V | C | Z |
| 1380 H | 3546 H | 48 C 6 H | 0 | 0 | 0 | 0 |
| 1380 H | EC 80 H | 0000 H | 0 | 0 | 1 | 1 |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |
| 5342 H | C32AH | 166 CH | 0 | 0 | 1 | 0 |

$\boldsymbol{A D D} \boldsymbol{I} \boldsymbol{X}, \# \boldsymbol{m m n n}$ |||| Add immediate data mmnn to IX reg. ||||||||||||||||||||||||||||||||||| 3 cycles |||

Function $I X \leftarrow I X+\mathbf{m m n n}$
Adds the 16 -bit immediate data mmnn to the IX register.

Code


Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IX | mmnn | IX | SC |  |  |  |
|  |  |  | N | V | C | Z |
| 1380 H | 3546 H | 48 C 6 H | 0 | 0 | 0 | 0 |
| 1380 H | EC 80 H | 0000 H | 0 | 0 | 1 | 1 |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |
| 5342 H | C32AH | 166 CH | 0 | 0 | 1 | 0 |



Function $\quad I Y \leftarrow I Y+r p$
Adds the content of the rp register (BA/HL) to the IY register.

Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

$\begin{array}{ll}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register direct }\end{array}$
Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IY |  | rp | IY | SC |  |  |
|  |  |  |  | $V$ | $C$ | $Z$ |
| 1380 H | 3546 H | 48 C 6 H | 0 | 0 | 0 | 0 |
| 1380 H | EC80H | 0000 H | 0 | 0 | 1 | 1 |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |
| 5342 H | C32AH | 166 CH | 0 | 0 | 1 | 0 |

$\boldsymbol{A D D} \boldsymbol{I} \boldsymbol{Y}, \mathbf{m m n n}| || || |$ Add immediate data mmnn to IY reg. ||||||||||||||||||||||||||||||||||||| 3 cycles |||

| Function |  | sth | $16$ | bi | im | ned | ate | dat | mmn |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | MS |  |  |  |  |  |  | SB |  |
|  | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | C3H |
|  |  |  |  | n | n |  |  |  | nn |
|  |  |  |  | m | m |  |  |  | mm |
| Flag | 11 | 10 | U | D | N | V | C | Z |  |
|  | - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | ฟ | $\downarrow$ |  |

$\begin{array}{ll}\text { Mode } & \begin{array}{l}\text { Src: Immediate data } \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}$
Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IY | mmnn | Y | SC |  |  |  |
|  |  |  | N | V | C | Z |
| 1380 H | 3546 H |  | 0 | 0 | 0 | 0 |
| 1380 H | EC80H | 0000 H | 0 | 0 | 1 | 1 |
| 5218 H | 4174 H | 938 CH | 1 | 1 | 0 | 0 |
| 5342 H | C 32 AH | 166 CH | 0 | 0 | 1 | 0 |



Function $\quad S P \leftarrow S P+r p$
Adds the content of the rp register (BA/HL)
to the stack pointer (SP).
Code
MSB

| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | CFH |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | rp | $44 \mathrm{H} / 45 \mathrm{H} *$ |

* 

| rp |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| BA | 0 | ADD SP, BA | 44 H |
| HL | 1 | ADD SP, HL | 45 H |

Flag

| I1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Mode Src: Register direct
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SP | rp | SP | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 1380H | 3546H | 48C6H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 938 CH | 1 | 1 | 0 | 0 |
|  | 5342H | C32AH | 166 CH | 0 | 0 | 1 | 0 |

ADD SP, \#mmnn |||| Add immediate data mmnn to $S P$ ||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function $\quad \mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{mmnn}$
Adds the 16 -bit immediate data mmnn to the stack pointer (SP).

Code

| I1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ | $\hat{\imath}$ |

Flag

Mode $\quad \begin{aligned} & \text { Src: Immediate data } \\ & \\ & \text { Dst: Register direct }\end{aligned}$
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SP | mmnn | SP | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 1380H | 3546H | 48C6H | 0 | 0 | 0 | 0 |
|  | 1380H | EC80H | 0000H | 0 | 0 | 1 | 1 |
|  | 5218H | 4174H | 938CH | 1 | 1 | 0 | 0 |
|  | 5342H | C 32 AH | 166CH | 0 | 0 | 1 | 0 |

AND A, $\boldsymbol{r} /|||||||||||||||||||||~ L o g i c a l ~ A N D ~ o f ~ r ~ r e g . ~ a n d ~ A ~ r e g . ~|||||||||||||||||||||| || || || || || || || || || || || ||~ 2 ~ c y c l e s ~|| | ~$

## Function $\quad \mathbf{A} \leftarrow \mathbf{A} \wedge \mathbf{r}$

Takes a logical product of the content of the $r$ register (A/B) and the content of the A register and stores the result in the A register.

Code

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Flag

Mode Src: Register direct Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |

## AND A, \#nn |||||||||||||| Logical AND of immediate data nn and A reg. |||||||||||||||||||||| 2 cycles |||

## Function $\quad A \leftarrow A \wedge n n$

Takes a logical product of the 8-bit immediate data nn and the content of the A register and stores the result in the A register.

Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | nn | A | SC |  |  |  |
|  |  |  |  | N | V | C |
| Z |  |  |  |  |
| 3BH | 61 H | 21 H | 0 | - | - | 0 |
| 5 AH | A5H | 00 H | 0 | - | - | 1 |
| D6H | $93 H$ | $92 H$ | 1 | - | - | 0 |

AND A, [BR:Il] $\|\|\|\|\|| |$ Logical AND of location [BR:Il] and A reg. ||||||||||||||||||||||||||| 3 cycles |||

Function $\quad A \leftarrow A \wedge[B R: l l]$
Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address $l l$ (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

Flag


| Mode | $\begin{aligned} & \text { rc: } 8- \\ & \text { st: } \end{aligned}$ | t absolu gister di |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example |  | alue |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | A | [BR:ll] | A | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |


| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |



## Function $\quad \mathbf{A} \leftarrow \mathbf{A} \wedge[h h l l]$

Takes a logical product of the content of the data memory that has been address specified by the 16 -bit absolute address $\mathrm{hh} l l$ and the content of the A register and stores the result in the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag $\quad$| I1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: 16-bit absolute
Dst: Register direct

| Example |  | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A |  | $[\mathrm{hh} l l]$ | A | SC |  |  |
|  |  | N | V | C | Z |  |  |
| 3BH | 61 H | 21 H | 0 | - | - | 0 |  |
| 5 AH | A5H | 00 H | 0 | - | - | 1 |  |
| D6H | 93 H | 92 H | 1 | - | - | 0 |  |

AND A, [HL] |||||||||||||| Logical AND of location [HL] and A reg. ||||||||||||||||||||||||||||||| 2 cycles |||

## Function $A \leftarrow A \wedge[H L]$

Takes a logical product of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

Flag

Mode Src: Register indirect Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | [HL] | A | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |



Function $\quad \mathbf{A} \leftarrow \mathbf{A} \wedge$ [ir]
Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code



AND A, [ir+dd] |||||||| Logical AND of location [ir reg. + dd] and A reg. |||||||||||||||||||| 4 cycles |||

## Function $\quad \mathbf{A} \leftarrow \mathbf{A} \wedge[i r+d d]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


Flag

Mode

Src: Register indirect with displacement Dst: Register direct

Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | [ir+dd $]$ | A | SC |  |  |  |
|  |  |  | N | V | C | Z |
| 3BH | 61 H | 21 H | 0 | - | - | 0 |
| 5 AH | A5H | 00 H | 0 | - | - | 1 |
| D6H | $93 H$ | $92 H$ | 1 | - | - | 0 |

## AND A, [ir + L] ||||||||||| Logical AND location [ir reg. + L] and A reg. |||||||||||||||||||||||| 4 cycles |||

## Function $\quad \mathbf{A} \leftarrow \mathbf{A} \wedge[$ ir +L$]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the content of the $L$ register. The content of the $L$ register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Register indirect with index register Dst: Register direct

| Example |  | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A |  | [\mathrm{ir}+\mathrm{L}]{} | A | SC |  |  |
|  |  |  |  | V | C | Z |  |
| 3BH | 61 H | 21 H | 0 | - | - | 0 |  |
| 5 AH | A5H | 00 H | 0 | - | - | 1 |  |
| D6H | $93 H$ | 92 H | 1 | - | - | 0 |  |

AND B, \#nn |||||||||||||| Logical AND of immediate data nn and B reg. ||||||||||||||||||||||| 3 cycles |||

Function $B \leftarrow B \wedge n n$
Takes a logical product of the 8 -bit immediate data $n$ and the content of the $B$ register and stores the result in the B register.
Code


Flag

| I 1 | 10 | U | D | N | V | C | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct

Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | B | nn | B | SC |  |  |
|  |  |  |  | N | V | C |

AND L, \#nn ||||||||||||||||| Logical AND of immediate data nn and L reg. ||||||||||||||||||||||||||| 3 cycles |||

Function $\mathbf{L} \leftarrow \mathbf{L} \wedge \mathbf{n n}$
Takes a logical product of the 8 -bit immediate data nn and the content of the L register and stores the result in the L register.
Code


Flag

| I | IO | U | D | N | V | C | Z |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L | nn | L | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |

AND H, \#nn |||||||||||||||| Logical AND of immediate data nn and H reg. ||||||||||||||||||||||||||| 3 cycles |||

| Function | $\mathbf{H} \leftarrow \mathbf{H} \wedge \mathbf{n n}$ <br> Takes a logical product of the 8 -bit im ate data nn and the content of the H re and stores the result in the H register. |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | MSB L |  |  |  |  |  |  | LS |  |
|  | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | CEH |
|  | 1 | 0 | 1 | 1 | 0 | 0 | 1 |  | B2 |
|  |  |  |  | n | n |  |  |  |  |
| Flag | 11 | 10 | U | D | N | V | C | Z |  |
|  | - | - | - | - | $\hat{\imath}$ | - | - |  |  |


| Mode | Src: Immediate data <br> Dst: Register direct |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Example | Set Value |  | Result |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | H | nn | H | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |

AND SC, \#nn ||||||||||| Logical AND of immediate data nn and SC |||||||||||||||||||||||||||||| 3 cycless I||

Function $\quad \mathbf{S C} \leftarrow \mathbf{S C} \wedge \mathbf{n n}$
Takes a logical product of the 8-bit immediate data nn and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).

Code


Mode Src: Immediate data
Example

| Set Value |  |  | Result |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SC | nn | SC |  |  |  |  |  |  |  |  |
|  |  | I1 | IO | U | D | N | V | C | Z |  |
| 3BH | 61 H | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |
| 5 AH | A5H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| D6H | 93 H | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  |

Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |

AND [BR:Il], \#nn ||| Logical AND of immediate data nn and location [BR:Il] ||||||||||| 5 cycles |||

## Function [BR: $l l] \leftarrow[B R: l l] \wedge n n$

Takes a logical product of the 8 -bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address $l l$ (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode Src: Immediate data Dst: 8-bit absolute
Example

## AND [HL], $\boldsymbol{A}_{\|/\|\| \|\| \|\| \|\| \| \mid}$Logical AND of A reg. and location [HLJ |||||||||||||||||||||||||||||||| 4 cycles |||

Function $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge A$
Takes a logical product of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

| MSB |  |  |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | CEH |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24H |



Function $[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge \mathbf{n n}$
Takes a logical product of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register indirect
Example

| Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [HL] | nn | [HL] | SC |  |  |  |
|  |  |  | N | V | C | Z |
| 3BH | 61H | 21H | 0 | - | - | 0 |
| 5AH | A5H | 00H | 0 | - | - | 1 |
| D6H | 93H | 92H | 1 | - | - | 0 |

AND [HL], [ir] |||||||||| Logical AND of location [ir reg.] to location [HL] ||||||||||||||||||| 5 cycles |||

Function
$[\mathrm{HL}] \leftarrow[\mathrm{HL}] \wedge[\mathrm{ir}]$
Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Code

*

| ir |  | Mnemonic | Code |
| :---: | :---: | :---: | :---: |
| $I X$ | 0 | AND [HL], [IX] | 26 H |
| IY | 1 | AND [HL], [IY] | 27 H | $-\quad-\quad-\hat{\imath}-\quad-\hat{\imath}$

Mode Src: Register indirect
Dst: Register indirect

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [HL] | [ir] | [HL] | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3BH | 61H | 21H | 0 | - | - | 0 |
|  | 5AH | A5H | 00H | 0 | - | - | 1 |
|  | D6H | 93H | 92H | 1 | - | - | 0 |


| Mode | Src: Register indirect |
| :--- | :--- |
|  | Dst: Register indirect |

BIT A, B ||||||||||||||||||||||| Test bit of A reg. with B reg. |||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

## Function $A \wedge B$

Takes a logical product of the content of the B register and the content of the A register and checks the bits of the A register.
The flags ( $\mathrm{N} / \mathrm{Z}$ ) change depending on the said result, but the content of the register is not changed.

Code
MSB

| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I 1 | I 0 | U | D | N | V | C | Z |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

## Flag

Mode Src: Register direct
Dst: Register direct

| Example | Result |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A |  | B | A | SC |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3 BH | 61 H | 3 BH | 0 | - | - | 0 |
| 5 AH | A5H | 5 AH | 0 | - | - | 1 |  |
| D6H | $93 H$ | D6H | 1 | - | - | 0 |  |

## BIT A, \#nn ||||||||||||||||||| Test bit of A reg. with immediate data nn ||||||||||||||||||||||||||||||||||||| 2 cycles |||

## Function $A \wedge n n$

Takes a logical product of the 8-bit immediate data nn and the content of the A register and checks the bits of the A register.
The flags ( $\mathrm{N} / \mathrm{Z}$ ) change depending on the said result, but the content of the register is not changed.
Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | nn | A | SC |  |  |  |  |
|  |  |  | N | V | C | Z |  |
| 3BH | 61 H | 3 BH | 0 | - | - | 0 |  |
| 5 AH | A5H | 5 AH | 0 | - | - | 1 |  |
| D6H | $93 H$ | D6H | 1 | - | - | 0 |  |



## Function $B \wedge \mathbf{n n}$

Takes a logical product of the 8-bit immediate data nn and the content of the B register and checks the bits of the B register.
The flags ( $\mathrm{N} / \mathrm{Z}$ ) change depending on the said result, but the content of the register is not changed.
Code


Flag

| I | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\hat{\imath}$ | - | - | $\hat{\imath}$ |

Mode Src: Immediate data
Dst: Register direct
Example

| Set Value |  |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | nn | B | SC |  |  |  |  |
|  |  |  | N | V | C |  |  |
| Z |  |  |  |  |  |
| 3BH | 61 H | 3 BH | 0 | - | - |  |  |
| 5AH | A5H | 5 AH | 0 | - | - |  |  |
| D6H | 93 H | D6H | 1 | - | - |  |  |

BIT [BR:Il], \#nn ||III| Test bit of location [BR:Il] with immediate data nn |||||||||||||||| 4 cycles |||

## Function <br> $[B R: I l] \wedge n n$

Takes a logical product of the 8-bit immediate data nn and the content of the data memory and checks the bits of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address $l l$ (lower byte specification). The flags ( $\mathrm{N} / \mathrm{Z}$ ) change depending on the said result, but the content of the data memory is not changed.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Flag


Mode Src: Immediate data Dst: 8-bit absolute

| Example | Set Value |  | Result |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [BR:ll] | nn | [BR:ll] | SC |  |  |  |
|  |  |  |  | N | V | C | Z |
|  | 3BH | 61H | 3BH | 0 | - | - | 0 |
|  | 5AH | A5H | 5AH | 0 | - | - | 1 |
|  | D6H | 93H | D6H | 1 | - | - | 0 |

## BIT [HL], \#nn |||||||||||| Test bit of location [HL] with immediate data nn ||||||||||||||||||||||| 3 cycles |||

## Function [HL] $\wedge$ nn

Takes a logical product of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and checks the bits of the data memory. The flags (N/Z) change depending on the said result, but the content of the data memory is not changed.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

## Code

Flag


Mode Src: Register direct
Dst: Register indirect

| Example |  |  | Result |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $[\mathrm{HL}]$ |  | nn | [\mathrm{HL}]{} | SC |  |  |  |
|  |  |  | N |  | C | Z |  |  |
| 3 BH | 61 H | 3 BH | 0 | - | - | 0 |  |  |
| 5 AH | A5H | 5 AH | 0 | - | - | 1 |  |  |
| D6H | $93 H$ | D6H | 1 | - | - | 0 |  |  |

## CALL [hhll] |||||||||||||| Call subroutine at location [hhll] |||||||||||||||||||||||||| $7_{\text {(MIN)/8(MAX) cycles ||| }}$

## Function <br> <MODEL0/1> <br> [SP-1] $\leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$, $S P \leftarrow S P-2$, $\mathrm{PC}(L) \leftarrow[\mathrm{hh} l], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{hh} l l+1]$ <br> <MODEL2/3, Minimum mode> [SP-1] $\leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$, $\mathrm{SP} \leftarrow \mathrm{SP}-2, \mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{hh} l l]$, $\mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{hh} l \mathrm{ll}+1], \mathrm{CB} \leftarrow \mathrm{NB}$ <br> <MODEL2/3, Maximum mode> <br> [SP-1] $\leftarrow \mathrm{CB},[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{H})$, $[\mathrm{SP}-3] \leftarrow \mathrm{PC}(\mathrm{L}), \mathrm{SP} \leftarrow \mathrm{SP}-3$, $\mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{hh} l l], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{hh} l l+1]$, $\mathbf{C B} \leftarrow \mathrm{NB}$

After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. As the branch destination address (top address of the subroutine), the content of the data memory specified by the 16 -bit absolute address hh $l l$ becomes the lower byte and the content of the following address becomes the upper byte.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB ) is also evacuated upon evacuation of the return address.
Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.
The content of the EP register becomes the page address of the data memory.

Code


Flag

| I 1 | IO | U | D | N | V | C | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |

Example
16-bit indirect
When $\mathrm{NB}=02 \mathrm{H}$ in the MODEL2/3, it executes the "CALL [2000H]" instruction in the physical address 9000 H .

|  | NB | CB | PC(logical addr.) | EP | M(032000H) | SP |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Before execution | 02 H | 01 H | 9000 H | 03 H | ABCDH | 0000 H |
|  |  |  |  |  |  |  |
| After execution | 02 H | 02 H | ABCDH | 03 H | ABCDH | FFFDH |

In the above example it branches to the physical address 012BCDH.
Since there is no EP in the MODEL0/1, the content of $\mathrm{M}(2000 \mathrm{H})$ is transferred to the PC and if the content of $\mathrm{M}(2000 \mathrm{H})$ is ABCDH , since there are also no NB and CB , it branches to the physical address ABCDH.
Stack content after execution
(1) MODEL2/3 (maximum mode)

| OOFFFDH | $03 \mathrm{H}(\mathrm{PC}(\mathrm{L}))$ |
| :---: | :---: |
| OOFFFEH | $90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))$ |
| 00 OFFFFH | $01 \mathrm{H}(\mathrm{CB})$ |
|  |  |

(2) MODEL2/3 (minimum mode), MODEL0/1

|  | 00 FFFEH |
| :--- | :--- |
|  | $03 \mathrm{H}(\mathrm{PC}(\mathrm{L}))$ |
| 00 FFFFH | $90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))$ |
|  |  |

<MODEL0/1>
[SP-1] $\leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$, $S P \leftarrow S P-2, P C \leftarrow P C+q q r r+2$
<MODEL2/3, Minimum mode>
[SP-1] $\leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$, $\mathrm{SP} \leftarrow \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2, \mathrm{CB} \leftarrow \mathrm{NB}$
<MODEL2/3, Maximum mode>
[SP-1] $\leftarrow \mathrm{CB},[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{H})$,
[SP-3] $\leftarrow \mathrm{PC}(\mathrm{L}), \mathrm{SP} \leftarrow \mathrm{SP}-3$,
$P C \leftarrow P C+q q r r+2, C B \leftarrow N B$
After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 16-bit relative address qqrr (-32768 to 32767 ) to the top address +2 of this instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB ) is also evacuated upon evacuation of the return address.
Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code


Mode
Example
Signed 16-bit PC relative
When $\mathrm{NB}=02 \mathrm{H}$ in the MODEL2/3, it
executes the "CARL $\$+2000 \mathrm{H}$ " instruction in the physical address 9000 H .

|  | NB | CB | PC(logical addr.) | SP |
| :---: | :---: | :---: | :---: | :---: |
| Before execution | 02 H | 01 H | 9000 H | 0000 H |
|  |  |  | $9002 \mathrm{H}+(2000 \mathrm{H}-2)$ |  |
| After execution | 02 H | $\downarrow 2 \mathrm{H}$ | B000H | FFFDH |

In the above example it branches to the physical address 013000 H .
In the MODEL0/1, since there are no NB and CB, it branches to the physical address B000H.

Stack content after execution
(1) MODEL2/3 (maximum mode)

|  |  |
| :--- | :---: |
| 00 FFFDH | $03 \mathrm{H}(\mathrm{PC}(\mathrm{L}))$ |
| $00 F F F E H$ | $90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))$ |
| 00 FFFFH | $01 \mathrm{H}(\mathrm{CB})$ |
|  |  |

(2) MODEL2/3 (minimum mode), MODELO/1

|  | 1 |
| :--- | :--- |
| $00 F F F E H$ | $03 H(P C(L))$ |
| $00 F F F F H$ | $90 H(P C(H))$ |
|  |  |

## CARL

CC1, $\mathbf{q} \boldsymbol{q} \boldsymbol{r r r}$ |||||| Call subroutine at relative location qqrr if condition ccl is true ||||||||||||||||

## Function <br> <MODEL0/1> If cc1 is true then CARL qqrr else $\mathrm{PC} \leftarrow \mathrm{PC}+3$ <br> <MODEL2/3> <br> If cc1 is true then CARL qqrr else $\mathrm{PC} \leftarrow \mathrm{PC}+3$, $\mathrm{NB} \leftarrow \mathrm{CB}$

When the condition cc1 has been established, the CPU executes the "CARL qqrr" instruction and when a condition has not been established, it executes the following instruction.

> See "CARL qqrr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB ).

Condition cc1 is of the below 4 types.

| cc1 | Condition |  |
| :---: | :--- | :---: |
| C | Carry | (Carry flag $\mathrm{C}=1$ ) |
| NC | Non Carry | (Carry flag $\mathrm{C}=0$ ) |
| Z | Zero | (Zero flag $\mathrm{Z}=1$ ) |
| NZ | Non Zero | (Zero flag $\mathrm{Z}=0$ ) |

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

| Mode | Condition | Bus cycle |
| :---: | :---: | :---: |
| Minimum | True | 5 cycles |
| Minimum | False | 3 cycles |
| Maximum | True | 6 cycles |
| Maximum | False | 3 cycles |



## Mode

Example
Signed 16-bit PC relative
At the time of condition establishment, operates the same as the "CARL qqrr" instruction. When a condition has not been established, the operation of the "CARL cc 1, qqrr" in the physical address 9000 H is as indicated below. The stack operation is not done.

|  | NB | CB | PC(logical addr.) | SP |
| :---: | :---: | :---: | :---: | :---: |
| Before execution | 02 H | 01 H | 9000 H | 0000 H |
|  | $\vdots$ |  |  |  |
| After execution | 01 H | 01 H | 9003 H | 0000 H |

There are no NB and CB in the MODEL0/1.

CARS rr |||||||||||||||||||||||| Call subroutine at relative location rr |||||||||||||||||||| $4_{(M I N)}$ /5(MAX) cycles |||

Function
<MODEL0/1>
$[\mathrm{SP}-1] \leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$,
$\mathrm{SP} \leftarrow \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1$
$<$ MODEL2/3, Minimum mode $>$
$[\mathrm{SP}-1] \leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})$,
$\mathrm{SP} \leftarrow \mathrm{SP}-2, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1, \mathrm{CB} \leftarrow \mathrm{NB}$
<MODEL2/3, Maximum mode>
[SP-1] $\leftarrow \mathrm{CB},[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{H})$,
[SP-3] $\leftarrow \mathrm{PC}(\mathrm{L}), \mathrm{SP} \leftarrow \mathrm{SP}-3$,
$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1, \mathrm{CB} \leftarrow \mathrm{NB}$
After evacuation of the top address +2 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8 -bit relative address rr ( -128 to 127 ) to the top address +1 of this instruction.
In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB ) is also evacuated upon evacuation of the return address.
Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

## Code



Signed 8-bit PC relative
When $\mathrm{NB}=02 \mathrm{H}$ in the $\mathrm{MODEL} 2 / 3$, it executes the "CARS $\$+20 \mathrm{H}$ " instruction in the physical address 9000 H .

|  | NB | CB | PC(logical addr.) | SP |
| :---: | :---: | :---: | :---: | :---: |
| Before execution | 02 H | 01 H | 9000 H | 0000 H |
|  |  |  | $9001 \mathrm{H}+(20 \mathrm{H}-1)$ |  |
| After execution | 02 H | $\mathbf{} 2 \mathrm{H}$ | 9020 H | FFFDH |

In the above example it branches to the physical address 011020 H .
In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

Stack content after execution
(1) MODEL2/3 (maximum mode)

| 00FFFDH | 02H (PC(L)) |
| :---: | :---: |
| OOFFFEH | 90H (PC(H)) |
| 00FFFFH | 01H (CB) |

(2) MODEL2/3 (minimum mode), MODEL0/1

|  | 00 FFFEH |
| :--- | :--- |
|  | $02 \mathrm{H}(\mathrm{PC}(\mathrm{L}))$ |
| 00 FFFFH |  |
|  |  |
|  |  |

## CARS

CC1, $\boldsymbol{r r}$ |||||||||||| Call subroutine at relative location rr if condition cc1 is true ||||||||||||||||||||||

## Function <br> ``` <MODEL0/1> <br> If cc1 is true <br> then CARS rr <br> else PC

 <br> <MODEL2/3> <br> If cc1 is true <br> then CARS rr <br> else PC}\leftarrow\textrm{PC}+2,\textrm{NB}\leftarrow\textrm{CB```}

When the condition cc1 has been established, the CPU executes the "CARS rr" instruction and when a condition has not been established, it executes the following instruction.
See "CARS rr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB ).

Condition cc1 is of the below 4 types.
\begin{tabular}{|c|lc|}
\hline cc1 & \multicolumn{2}{|c|}{ Condition } \\
\hline C & Carry & (Carry flag \(\mathrm{C}=1\) ) \\
NC & Non Carry & (Carry flag \(\mathrm{C}=0\) ) \\
Z & Zero & (Zero flag \(\mathrm{Z}=1\) ) \\
NZ & Non Zero & (Zero flag Z \(=0\) ) \\
\hline
\end{tabular}

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.
\begin{tabular}{|c|c|c|}
\hline Mode & Condition & Bus cycle \\
\hline Minimum & True & 4 cycles \\
Minimum & False & 2 cycles \\
Maximum & True & 5 cycles \\
Maximum & False & 2 cycles \\
\hline
\end{tabular}


Mode
Example
Signed 8-bit PC relative
At the time of condition establishment, operates the same as the "CARS rr" instruction. When a condition has not been established, the operation of the "CARS cc1,rr" in the physical address 9000 H is as indicated below. The stack operation is not done.


There are no NB and CB in the MODEL0/1.

CARS cc2, rr |||||||||||| Call subroutine at relative location rr if condition cc2 is true ||||||||||||||||||||

Function


When the condition cc2 has been established, after evacuation of the top address +3 value of this instruction to the stack as a return address, it calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8-bit relative address \(\operatorname{rr}(-128\) to 127\()\) to the top address +2 of this instruction.

When a condition has not been established, it executes the following instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB ) is also evacuated upon evacuation of the return address.
Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.
When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc2 is of the below 16 types.
\begin{tabular}{|c|c|c|}
\hline cc2 & \multicolumn{2}{|r|}{Condition} \\
\hline LT & Less Than & ([ \(\mathrm{N} \forall \mathrm{V}]=1\) ) \\
\hline LE & Less or Equal & \((\mathrm{Z} \vee[\mathrm{N} \forall \mathrm{N}]=1)\) \\
\hline GT & Greater Than & \((\mathrm{Z} \vee[\mathrm{N} \forall \mathrm{N}]=0)\) \\
\hline GE & Greater or Equal & ([ \(\mathrm{N} \forall \mathrm{N}]=0\) ) \\
\hline V & Overflow & ( \(\mathrm{V}=1\) ) \\
\hline NV & Non Overflow & ( \(\mathrm{V}=0\) ) \\
\hline P & Plus & ( \(\mathrm{N}=0\) ) \\
\hline M & Minus & ( \(\mathrm{N}=1\) ) \\
\hline F0 & F0 is set & ( \(\mathrm{F} 0=1\) ) \\
\hline F1 & F1 is set & ( \(\mathrm{F} 1=1\) ) \\
\hline F2 & F2 is set & ( \(\mathrm{F} 2=1\) ) \\
\hline F3 & F3 is set & ( \(\mathrm{F} 3=1\) ) \\
\hline NF0 & F0 is reset & ( \(\mathrm{F} 0=0\) ) \\
\hline NF1 & F 1 is reset & ( \(\mathrm{F} 1=0\) ) \\
\hline NF2 & F2 is reset & ( \(\mathrm{F} 2=0\) ) \\
\hline NF3 & F3 is reset & ( \(\mathrm{F} 3=0\) ) \\
\hline
\end{tabular}

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.
\begin{tabular}{|c|c|c|}
\hline Mode & Condition & Bus cycle \\
\hline Minimum & True & 5 cycles \\
Minimum & False & 3 cycles \\
Maximum & True & 6 cycles \\
Maximum & False & 3 cycles \\
\hline
\end{tabular}

\section*{CARS cc2, rr}


\section*{Mode}

Example
At the time of condition establishment when \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, operation of the "CARS cc \(2, \$+20\) " in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & SP \\
\hline Before execution & 02 H & 01 H & 9000 H & 0000 H \\
\hline & & & \(9002 \mathrm{H}+(20 \mathrm{H}-2)\) & \\
\hline After execution & 02 H & 02 H & 9020 H & FFFDH \\
\hline
\end{tabular}

In the above example it branches to the physical address 011020 H .
In the MODEL0/1, since there are no NB and CB , it branches to the physical address 9020 H .

Stack content after execution
(1) MODEL2/3 (maximum mode)
\begin{tabular}{c|c|} 
00FFFDH & \(03 \mathrm{H}(\mathrm{PC}(\mathrm{L}))\) \\
00 OFFFEH & \(90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))\) \\
00 FFFFH & \(01 \mathrm{H}(\mathrm{CB})\) \\
\cline { 2 - 3 } &
\end{tabular}
(2) MODEL2/3 (minimum mode), MODEL0/1
\begin{tabular}{l|l|} 
& \multicolumn{1}{c|}{00 FFFEH} \\
\cline { 2 - 3 } & \(03 \mathrm{H}(\mathrm{PC}(\mathrm{L}))\) \\
00FFFFFH & \(90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))\) \\
\cline { 2 - 3 } &
\end{tabular}

When a condition has not been established, the operation of the "CARS cc \(2, \$+20 \mathrm{H}\) " in the physical address 9000 H is as indicated below. The stack operation is not done.
\begin{tabular}{|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & SP \\
\hline Before execution & 02 H & 01 H & 9000 H & 0000 H \\
& \(\vdots\) & & & \\
\hline After execution & 01 H & 01 H & 9003 H & 0000 H \\
\hline
\end{tabular}

There are no NB and CB in the MODEL0/1.


Function A-r
This function subtracts the content of \(r\) register ( \(\mathrm{A} / \mathrm{B}\) ) from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the A register is not changed.

Code

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: Register direct
Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & \multirow{2}{*}{A} & B & \multirow{2}{*}{ A } & \multicolumn{3}{c|}{ S C } \\
\cline { 5 - 9 } & & N & V & C & Z \\
\hline 74 H & 2 AH & 74 H & 0 & 0 & 0 & 0 \\
1 DH & 1 DH & 1 DH & 0 & 0 & 0 & 1 \\
3 CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
C3H & 62 H & C 3 H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

CP A, \#nn |||||||||||||||||||| Compare immediate data nn with A reg. |||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function A-nn
This function subtracts the 8-bit immediate data nn from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the A register is not changed.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & \multicolumn{2}{|c|}{A} & \multirow{2}{*}{nn} & A & \multicolumn{4}{c|}{SC} \\
\cline { 4 - 8 } & & N & V & C & Z \\
\hline 74 H & 2 AH & 74 H & 0 & 0 & 0 & 0 \\
1 DH & 1 DH & 1 DH & 0 & 0 & 0 & 1 \\
3 CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
C 3 H & 62 H & C 3 H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

\section*{CP A, [BR:Il] \(||||||||||||\mid\) Compare location [BR:Il] with A reg. ||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function A - [BR:Il]}

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The content of the A register is not changed.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode

Example

\section*{CPA, [hhll] ||||||||||||||| Compare location [hhll] with A reg. |||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function A-[hhll]}

This function subtracts the content of the data memory that has been address specified by the 16 -bit absolute address hhll from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the A register is not changed.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Src: 16-bit absolute
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[hhll]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62H & C3H & 0 & 1 & & 0 \\
\hline
\end{tabular}

Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{\(\boldsymbol{C P} \boldsymbol{A},[\mathbf{H L}]| || || || || || || || || | ~ C o m p a r e ~ l o c a t i o n ~[H L] ~ w i t h ~ A ~ r e g . ~| || || || || || || || || || || || || || || || || || || || || ||~ 2 ~ c y c l e s ~|| | ~\)}

\section*{Function A-[HL] \\ This function subtracts the content of the data memory that has been address specified by the HL register from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3). \\ Code \\ MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
\hline
\end{tabular} 33 H \\ Flag \\ \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}}


Code
A - [ir]
This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
*

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\(\begin{array}{cl}\text { Mode } & \begin{array}{l}\text { Src: Register indirect } \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}\)
\(\begin{array}{ll}\text { Mode } & \begin{array}{l}\text { Src: Register indirect } \\ \text { Dst: Register direct }\end{array}\end{array}\)
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & \multirow{2}{*}{A} & [ir] & \multirow{2}{*}{A} & \multicolumn{3}{c|}{ S C } \\
\cline { 4 - 8 } & & N & V & C & Z \\
\hline 74 H & 2 AH & 74 H & 0 & 0 & 0 & 0 \\
1 DH & 1 DH & 1 DH & 0 & 0 & 0 & 1 \\
3 CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
C 3 H & 62 H & C 3 H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}


\section*{Function A - [ir+dd]}

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.
The content of the A register is not changed. The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code


Flag

Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+dd]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3CH & 59H & 3CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62 H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

\section*{CP A, [ir+L] |||||||||||||| Compare location [ir reg. + L] with A reg. ||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function A - [ir+L]}

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register. The content of the A register is not changed. The content of the L register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode
.
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & [ir L L & A & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & N & V & C & Z \\
\hline 74H & 2 AH & 74 H & 0 & 0 & 0 & 0 \\
1DH & DDH & 1DH & 0 & 0 & 0 & 1 \\
3CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
C3H & 62 H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

CPB, \#nn |||||||||||||||||||||| Compare immediate data nn with B reg. |||||||||||||||||||||||||||||||||||||| 3 cycles |||

\section*{Function B-nn}

This function subtracts the 8 -bit immediate data nn from the content of the B register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the B register is not changed.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{7}{|l|}{Src: Immediate data Dst: Register direct} \\
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & & & & & & C & \\
\hline & B & nn & B & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1 DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

CP L, \#nn ||||||||||||||||||| Compare immediate data nn with L reg. ||||||||||||||||||||||||||||||||| 3 cycles |||


CP H, \#nn |||||||||||||||||||| Compare immediate data nn with H reg. |||||||||||||||||||||||||||||||||||||| 3 cycles |||

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{8}{*}{Mode
Example} & \multicolumn{7}{|l|}{\begin{tabular}{l}
Src: Immediate data \\
Dst: Register direct
\end{tabular}} \\
\hline & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & & & & & & & \\
\hline & H & nn & H & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{C P} \boldsymbol{B R}, \# \boldsymbol{h} \boldsymbol{| | | | | | | | | | | | | | | | | ~ C o m p a r e ~ i m m e d i a t e ~ d a t a ~ h h ~ w i t h ~ B R ~ r e g . ~ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ~} 3\) cycles |||

\section*{Function \\ BR - hh}

This function subtracts the 8 -bit immediate data \(n n\) from the content of the BR register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the BR register is not changed.
Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{Mode Src: Immediate data \\ Dst: Register direct}


\section*{CP [BR:Il], \#nn ||||||| Compare immediate data nn with location [BR:Il] ||||||||||||||||||||| 4 cycles |||}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Function & \multicolumn{9}{|l|}{This function subtracts the 8 -bit imme data \(n n\) from the content of the data m and changes the content of the flag ( \(\mathrm{N} /\) according the result thereof. The data memory address has been specified by content of the BR register (upper byte specification) and the 8 -bit absolute ad (lower byte specification). The content data memory is not changed. The content of the EP register becomes page address of the data memory (MOD} \\
\hline Code & \multicolumn{9}{|l|}{MSB} \\
\hline & 1 & 1 & 0 & 1 & 1 & 0 & 1 & & DB \\
\hline & \multicolumn{9}{|c|}{\(l \cdot l\)} \\
\hline & \multicolumn{9}{|c|}{n n} \\
\hline \multirow[t]{2}{*}{Flag} & 11 & 10 & U & D & N & V & C & & \\
\hline & - & - & - & - & \(\stackrel{1}{2}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & & \\
\hline
\end{tabular}

Mode Src: Immediate data Dst: 8-bit absolute
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[t]{2}{*}{[BR:ll]} & \multirow[t]{2}{*}{nn} & \multirow[b]{2}{*}{[BR:ll]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Code


Flag

\section*{CP [HL], \(\boldsymbol{A}\) ||||||||||||||||||| Compare A reg. with location [HL] |||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function [HL]-A}

This function subtracts the content of the A register from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & \(34 H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59H & 3CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

\section*{CP [HL], \#nn |||||||||||| Compare immediate data nn with location [HL] ||||||||||||||||||||||| 4 cycles |||}

\section*{Function [HL]-nn}

This function subtracts the 8 -bit immediate data \(n n\) from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59 H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62 H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

\section*{\(\boldsymbol{C P}[H L],[i r]| || || || || || || | \mid\) Compare location [ir reg.] with location [HL] ||||||||||||||||||||||||| 4 cycles |||}

Function [HL] - [ir]
This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the data memory that has been address specified by the HL register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the data memory is not changed.
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(I X\) & 0 & \(C P[H L],[I X]\) & 36 H \\
\(I Y\) & 1 & CP [HL], [IY] & 37 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register indirect
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[HL]} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[HL]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 74H & 2AH & 74H & 0 & 0 & 0 & 0 \\
\hline & 1DH & 1DH & 1DH & 0 & 0 & 0 & 1 \\
\hline & 3 CH & 59H & 3 CH & 1 & 0 & 1 & 0 \\
\hline & C3H & 62 H & C3H & 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

CPBA, rp ||||||||||||||||||/ Comparerp reg. with BA reg. |||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |/|

\section*{Function BA-rp}

This function subtracts the content of rp register (BA/HL/IX/IY) from the content of the BA register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the BA register is not changed.

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ rp } & Mnemonic & Code \\
\hline BA & 00 & CP BA, BA & 18 H \\
HL & 01 & CP BA, HL & 19 H \\
X & 10 & CP BA, IX & 1 AH \\
Y & 11 & CP BA, IY & \(1 B H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{BA} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{CPBA, \#mmnn |||||| Compare immediate data mmnn with BA reg. |||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function BA-mmnn}

This function subtracts the 16 -bit immediate data mmnn from the content of the BA register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the BA register is not changed.
Code


Flag

Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{BA} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

Function HL-rp
This function subtracts the content of rp register (BA/HL/IX/IY) from the content of the HL register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the HL register is not changed.
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{rp} & Mnemonic & Code \\
\hline BA & 00 & CP HL, BA & 38 H \\
\hline HL & 01 & CP HL, HL & 39H \\
\hline IX & 10 & CP HL, IX & 3AH \\
\hline IY & 11 & CP HL, IY & 3BH \\
\hline
\end{tabular}
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{HL} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{HL} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

CP HL, \#mmnn ||||||| Compare immediate data mmnn with \(H L\) reg. |||||||||||||||||||||||||| 3 cycles |||

\section*{Function HL-mmnn}

This function subtracts the 16-bit immediate data mmnn from the content of the HL register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the HL register is not changed.


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{HL} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{HL} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{CP IX, \#mmnn ||||||||| Compare immediate data mmnn with IX reg. ||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function IX - mmnn}

This function subtracts the 16 -bit immediate data mmnn from the content of the IX register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the IX register is not changed.


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{(X} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{IX} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

CP IY, \#mmnn ||||||||| Compare immediate data mmnn with IY reg. ||||||||||||||||||||||||||| 3 cycles |/|

Function IY-mmnn
This function subtracts the 16 -bit immediate data mmnn from the content of the IY register and changes the content of the flag ( \(\mathrm{N} / \mathrm{V} / \mathrm{C} / \mathrm{Z}\) ) according the result thereof. The content of the IY register is not changed.


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & \(U\) & D & N & V & C & Z \\
\hline-- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{8}{*}{Mode
Example} & \multicolumn{7}{|l|}{\begin{tabular}{l}
Src: Immediate data \\
Dst: Register direct
\end{tabular}} \\
\hline & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{Y} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{Y} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4C25H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{C P} \boldsymbol{S P} \boldsymbol{P} \boldsymbol{r \boldsymbol { P }} /||||||||||||||||||~ C o m p a r e r p ~ r e g . ~ w i t h ~ S P ~||||||||||||||||||| || || || || || || || || || || || || || || || || || || || ||~ 4 ~ c y c l e s ~|| | ~\)

\section*{Function SP-rp}

This function subtracts the content of \(r p\) register ( \(\mathrm{BA} / \mathrm{HL}\) ) from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & CFH \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|cc|c|}
\hline \multicolumn{2}{|c|}{\(r p\)} & \multicolumn{2}{|c|}{ Mnemonic } & Code \\
\hline\(B A\) & 0 & \(C P\) & \(S P, B A\) & \(5 C H\) \\
\(H L\) & 1 & \(C P\) & \(S P, H L\) & \(5 D H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{SP} & \multirow[t]{2}{*}{rp} & \multirow[b]{2}{*}{S P} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{}

\section*{Function \\ SP - mmnn}

This function subtracts the 16 -bit immediate data mmnn from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{SP} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{SP} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 3F71H & 145AH & 3F71H & 0 & 0 & 0 & 0 \\
\hline & 53D1H & 53D1H & 53D1H & 0 & 0 & 0 & 1 \\
\hline & A291H & 632EH & A291H & 0 & 1 & 0 & 0 \\
\hline & 2862H & 4 C 25 H & 2862H & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{CPL \(\boldsymbol{r}\) ||||||||||||||||||||||||||||||| Complement r reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & \multirow{2}{*}{\(r\)} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 11111111 & 00000000 & 0 & - & - & 1 \\
10100101 & 01011010 & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{CPL[BR:ll] ||||||||||||||||| Complement location [BR:ll] ||||||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function [BR: \(l l] \leftarrow[\) [BR:ll]}

Inverts the each bit of the data memory and creates one compliment. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode
Example

\section*{\(\boldsymbol{C P L}[\boldsymbol{H L}]\) |||||||||||||||||||| Complement location [HL] |||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function \([\mathrm{HL}] \leftarrow \overline{[H L}]\)
Inverts the each bit of the data memory that has been address specified by the HL register and creates one compliment.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline [HL] & \multirow{2}{*}[HL]{} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 11111111 & 00000000 & 0 & - & - & 1 \\
10100101 & 01011010 & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{DEC \(\boldsymbol{r} /||||||||||||||||||||||||||||~ D e c r e m e n t ~ r ~ r e g . ~||||||||||||||||||||||||||||| || || || || || || || || || || || || || || || || || || ||~ 2 ~ c y c l e s ~ I| \mid ~\)}

\section*{Function \(\quad \mathrm{r} \leftarrow \mathrm{r}-1\)}

Decrements ( -1 ) the content of the \(r\) register (A/B/L/H).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & \multirow{2}{*}{+} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 6 } & & & \(N\) & \(V\) & \(C\) \\
\(Z\) \\
\hline \(63 H\) & \(62 H\) & - & - & - & 0 \\
\(01 H\) & \(00 H\) & - & - & - & 1 \\
\hline
\end{tabular}

DECBR \(\boldsymbol{B}\) ||||||||||||||||||||||||||| Decrement BR reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad B R \leftarrow B R-1\)
Decrements ( -1 ) the content of the BR register.
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c}
\hline & LSB \\
\hline 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
\hline
\end{tabular}

Flag

\section*{Mode Register direct}

Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ BR } & \multirow{2}{*}{ BR } & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & \(C\) & Z \\
\hline 63 H & 62 H & - & - & - & 0 \\
01 H & 00 H & - & - & - & 1 \\
\hline
\end{tabular}

DEC [BR:Il] |||||||||||||||| Decrement location [BR:ll] ||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function \([B R: l l] \leftarrow[B R: l l]-1\)
Decrements ( -1 ) the content of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode 8-bit absolute
Example \begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{SC} \\
\cline { 3 - 7 } & & N & V & C & Z \\
\hline 63 H & 62 H & - & - & - & 0 \\
01 H & 00 H & - & - & - & 1 \\
\hline
\end{tabular}

DEC[HL] |||||||||||||||||||||| Decrement location [HL] |||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

\section*{Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}]-1\)}

Decrements ( -1 ) the content of the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular} 8 EH
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline\([H L]\) & {\([H L]\)} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 6 } & & \(N\) & V & C & Z \\
\hline 63 H & 62 H & - & - & - & 0 \\
01 H & 00 H & - & - & - & 1 \\
\hline
\end{tabular}

\section*{}

Function \(\quad \mathrm{rp} \leftarrow \mathrm{rp}-1\)
Decrements ( -1 ) the content of the rp register (BA/HL/IX/IY).

Code

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode
Example
Register direct
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r p\)} & \multirow{2}{*}{rp} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 4285 H & 4284 H & - & - & - & 0 \\
0001 H & 0000 H & - & - & - & 1 \\
\hline
\end{tabular}


Function \(\quad S P \leftarrow\) SP-1
Decrements (-1) the content of the stack pointer (SP).

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}
Flag

Mode Example

Register direct
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ S P } & \multirow{2}{*}{ SP } & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 4285 H & 4284 H & - & - & - & 0 \\
0001 H & 0000 H & - & - & - & 1 \\
\hline
\end{tabular}

\section*{DIV}

Function \(\mathrm{L} \leftarrow \mathrm{HL} / \mathrm{A}, \mathrm{H} \leftarrow\) remainder
Divides the content of the HL register by the content of the A register it stores the quotient in the \(L\) register and the remainder in the H register.
When it divides by the divisor ' 0 ', a zero division exception processing is generated. When it divides by a divisor other than ' 0 ' and the quotient exceeds 8 bits, the V flag is set to ' 1 ' and the dividend (content of the HL register) is saved.
Code

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Flag} & \begin{tabular}{l|l|l|}
\hline 11 & 10 \\
\hline
\end{tabular} & U & D N & V C & \multicolumn{2}{|l|}{Z} & \multicolumn{2}{|l|}{} \\
\hline & - & - & - \(\downarrow\) & \(\hat{\imath} 0\) & \(\hat{\imath}\) & & & \\
\hline Mode & \multicolumn{8}{|l|}{Implied (Register direct)} \\
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{HL} & \multirow[b]{2}{*}{A} & \multirow{2}{*}{L} & \multirow{2}{*}{H} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 1A16H & 64H & 42H & 4EH & 0 & 0 & 0 & 0 \\
\hline & 332 CH & 64H & 83H & 00H & 1 & 0 & 0 & 0 \\
\hline & 0000H & 58H & 00H & 00H & 0 & 0 & 0 & 1 \\
\hline & 0301H & 02H & 01H & 03H & 1 & 1 & 0 & 0 \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/2.


Function
```

<MODEL0/1>
B}\leftarrow\textrm{B}=1
If B}=\mathbf{O}\mathrm{ then JRS rr
else PC }\leftarrow\textrm{PC}+

```
<MODEL2/3>
\(\mathrm{B} \leftarrow \mathrm{B}-1\),
If \(B \neq 0\) then JRS rr
else \(\mathrm{PC} \leftarrow \mathrm{PC}+2, \mathrm{NB} \leftarrow \mathrm{CB}\)
Decrements ( -1 ) the B register and as a result thereof, the B register is other than ' 0 ', it executes the branch instruction "JRS rr". When the B register has become ' 0 ', it executes the following instruction.

See the "JRS rr" instruction.
In the MODEL2/3, the bank address set in the NB upon branching is loaded into the CB, and the bank is also changed. When it shifts to the following instruction instead of branching, this function returns the content of the NB to the current bank address (content of the CB ).


Flag


\section*{Mode Signed 8-bit PC relative}

Example At the time of condition establishment when \(\mathrm{NB}=02 \mathrm{H}\) and \(\mathrm{B}=05 \mathrm{H}\) in the MODEL2/3, operation of the "DJR NZ, \(\$-05 \mathrm{H}\) " in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & B \\
\hline Before execution & 02 H & 01 H & 9000 H & 05 H \\
\hline & & & \(9001 \mathrm{H}+(\mathrm{FFFBH}-1)\) & \\
\hline After execution & 02 H & 02 H & 8 FFBH & 04 H \\
\hline
\end{tabular}

In the above example it branches to the physical address 010 FFBH .
In the MODEL0/1, since there are no NB and CB , it branches to the physical address 8FFBH.

When a condition has not been established, the operation of the "DJR NZ, \$-05H" in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & B \\
\hline Before execution & 01 H & 02 H & 9000 H & 01 H \\
\hline & \(\boxed{\nabla}\) & & & \\
\hline After execution & 02 H & 02 H & 9002 H & 00 H \\
\hline
\end{tabular}

There are no NB and CB in the MODEL0/1.

EX \(\boldsymbol{A}, \boldsymbol{B}| || || || || || || || || || || || | ~ E x c h a n g e ~ A ~ r e g . ~ a n d ~ B ~ r e g . ~| || || || || || || || || || || || || || || || || || || || || || || || || || || | ~ 2 ~ c y c l e s ~| | \mid ~\)

Function \(\quad \mathbf{A} \leftrightarrow \mathbf{B}\)
Exchanges the content of the B register with the A register.

Code


Mode Src: Register direct Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ Set Value } \\
\multicolumn{7}{|c|}{ Result } \\
\hline A & B & \multirow{2}{*}{ A } & \multirow{2}{|c|}{ B C } \\
\cline { 5 - 8 } & & & & N & V & C & Z \\
\hline 82 H & 49 H & 49 H & 82 H & - & - & - & - \\
\hline
\end{tabular}

EX A, [HL] ||||||||||||||||||| Exchange A reg. and location [HL] ||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad A \leftrightarrow[H L]\)
Exchanges the content of the data memory that has been address specified by HL register with the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\
\hline \hline I1 & IO & U & D & CDH & N & V & C \\
\hline & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Flag

Mode Src: Register indirect
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & {\([\mathrm{HL}]\)} & \multirow{2}{*}{ A } & \multirow{2}{*|}[\mathrm{HL}]{} & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & N & V & C & Z \\
\hline 82 H & 49 H & 49 H & 82 H & - & - & - & - \\
\hline
\end{tabular}


\section*{Function \(\quad B A \leftrightarrow r p\)}

Exchanges the content of the rp register (HL/ IX/IY/SP) with the BA register.

Code

*
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{\(r p\)} & Mnemonic & Code \\
\hline\(H L\) & 00 & \(E X B A, H L\) & C8H \\
IX & 01 & EX BA, IX & C9H \\
Y & 10 & EX BA, IY & CAH \\
SP & 11 & EX BA,SP & CBH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{rp} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 35D6H & C284H & C284H & 35D6H & - & - & - & - \\
\hline
\end{tabular}

\section*{HALT}
|||||||||||||||||||||||||||||||||| Set CPU to HALT mode ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

\section*{Function HALT}

Sets the CPU in the HALT status.
In the HALT status, the CPU stops operation,
thus reducing power consumption. Peripheral circuits such as the oscillation circuit still operate.
An interrupt causes it to return from the HALT status to the normal program execution status.

See Section 3.7.1, "Halt status".


\section*{Function \(\quad \mathbf{r} \leftarrow \mathbf{r}+1\)}

Increments \((+1)\) the content of the r register (A/B/L/H).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{Code}


Mode \(\quad\) Register direct
\begin{tabular}{c|c|c|c|c|c|c|}
\hline Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{\(r\)} & \multirow{2}{*}{r} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 7 } & & N & V & C & Z \\
\hline 52 H & 53 H & - & - & - & 0 \\
FFH & 00 H & - & - & - & 1 \\
\hline
\end{tabular}

INCBRR||||||||||||||||||||||||||| Increment BR reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||


INC [BR:Il] |||||||||||||||| Increment location [BR:Il] ||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{6}{*}{Function} & \multirow[t]{6}{*}{\begin{tabular}{l}
\([B R: l l] \leftarrow[B R: l l]+1\) \\
Increments ( +1 ) the content of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The content of the EP register becomes the
\end{tabular}} & & \multicolumn{12}{|c|}{8-bit absolute} & \\
\hline & & \multicolumn{2}{|l|}{\multirow[t]{5}{*}{Example}} & \multicolumn{10}{|c|}{Result} & & \\
\hline & & & & \multicolumn{2}{|c|}{\multirow[b]{2}{*}{[BR:ll]}} & & & & & & & & & & \\
\hline & & & & & & & & & & & & N & V & C & Z \\
\hline & & & & & & & & & & 52H & 53H & - & - & - & 0 \\
\hline & & & & & & & & & & FFH & 00H & - & - & - & 1 \\
\hline
\end{tabular}
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\
845 \\
\hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode 8-bit absolute


\section*{Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}]+1\)}

Increments ( +1 ) the content of the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
\begin{tabular}{l} 
MSB \\
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & LSB \\
\hline 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular} \\
\hline
\end{tabular}
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & {\([H L]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 52 H & 53 H & - & - & - & 0 \\
FFH & 00 H & - & - & - & 1 \\
\hline
\end{tabular}

\section*{INC rp |||||||||||||||||||||||||||||| Increment rp reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

\section*{Function \(\quad r p \leftarrow r p+1\)}

Increments ( +1 ) the content of the rp register (BA/HL/IX/IY).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode
Example
Register direct
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{rp} & \multirow{2}{*}{rp} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 3259 H & 325 AH & - & - & - & 0 \\
FFFFH & 0000 H & - & - & - & 1 \\
\hline
\end{tabular}

\section*{INC SP}
||||||||||||||||||||||||||||| Increment SP reg.
\begin{tabular}{ll} 
Mode & Register direct \\
Example & \begin{tabular}{|c|c|c|c|c|c|} 
& Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{ S P } & \multirow{2}{*}{ S P } & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 7 } & & & N & V & C \\
Z
\end{tabular} \\
\hline & 3259 H \\
FFFFH & \(325 A H\) \\
\(0000 H\) & - \\
\hline & - \\
\hline
\end{tabular}

\section*{INT [kk] |||||||||||||||||||||||||||| Software Interrupt \\ [SP-1] \(\leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})\), [SP-3] \(\leftarrow \mathrm{SC}, \mathrm{SP} \leftarrow \mathrm{SP}-3\), \(\mathrm{PC}(\mathrm{L}) \leftarrow[00 \mathrm{kk}], \mathrm{PC}(\mathrm{H}) \leftarrow[00 \mathrm{kk}+1]\)}
<MODEL2/3, Minimum mode>
\([\mathrm{SP}-1] \leftarrow \mathrm{PC}(\mathrm{H}),[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{L})\), \([\mathrm{SP}-3] \leftarrow \mathrm{SC}, \mathrm{SP} \leftarrow \mathrm{SP}-3, \mathrm{PC}(\mathrm{L}) \leftarrow[00 \mathrm{kk}]\), \(\mathrm{PC}(\mathrm{H}) \leftarrow[00 \mathrm{kk}+1], \mathrm{CB} \leftarrow \mathrm{NB}\)
<MODEL2/3, Maximum mode>
[SP-1] \(\leftarrow \mathrm{CB},[\mathrm{SP}-2] \leftarrow \mathrm{PC}(\mathrm{H})\),
[SP-3] \(\leftarrow \mathrm{PC}(\mathrm{L}),[\mathrm{SP}-4] \leftarrow \mathrm{SC}\),
\(S P \leftarrow S P-4, \mathrm{PC}(L) \leftarrow[00 k k]\),
\(P C(H) \leftarrow[00 k k+1], C B \leftarrow N B\)
Executes the software interrupt routine that makes the 00 kk address of the program memory the vector address, following evacuation of the top address +2 value of this instruction and system condition flag (SC) to the stack.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the \(C B\) ) is also evacuated upon evacuation of the return address.
Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.
The content of the EP register becomes the page address of the data memory.
The vector field is fixed at page 0 .
Note You should use the "RETE" instruction that also returns the content of the SC for return from an interrupt routine executed by an "INT [kk]" instruction.

Code


\section*{Mode 8-bit indirect}

Example When \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, it executes the "INT \([20 \mathrm{H}]\) " instruction in the physical address 9000 H .
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & EP & M(000020H) & SP \\
\hline Before execution & 02 H & 01 H & 9000 H & 03 H & ABCDH & 0000 H \\
\hline & & & & & & \\
\hline After execution & 02 H & 02 H & ABCDH & 03 H & ABCDH & FFFCH \\
\hline
\end{tabular}

EP is disregarded and the vector area \((000000 \mathrm{H}-0000 \mathrm{FFH})\) is specified.
In the above example it branches to the physical address 012BCDH.
Since there are no NB and CB in the MODEL0/1, it branches to the physical address ABCDH.

Stack content after execution
(1) MODEL2/3 (maximum mode)
\begin{tabular}{|c|c|}
\hline 00FFFCH & Content of SC \\
\hline 00FFFDH & 02 H (PC (L)) \\
\hline 00FFFEH & 90 H (PC(H)) \\
\hline 00 FFFFH & 01 H (CB) \\
\hline
\end{tabular}
(2) MODEL2/3 (minimum mode), MODEL0/1
\begin{tabular}{c|c|}
00 FFFDH & Content of SC \\
00 FFFEH & \(02 \mathrm{H}(\mathrm{PC}(\mathrm{L}))\) \\
\cline { 2 - 3 } 00 FFFFH & \(90 \mathrm{H}(\mathrm{PC}(\mathrm{H}))\) \\
\cline { 3 - 3 } &
\end{tabular}

Loads the content of the HL register into the program counter (PC) then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

\section*{\(\mathrm{PC} \leftarrow \mathrm{HL}\) \\ <MODEL2/3> \\ \(P C \leftarrow H L, C B \leftarrow N B\) \\ Function <MODEL0/1>}
,
Code

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

When \(\mathrm{NB}=02 \mathrm{H}\) and \(\mathrm{HL}=8765 \mathrm{H}\) in the MODEL2/3, it executes the "JP HL" instruction in the physical address 9000 H .
\begin{tabular}{|l|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & HL \\
\hline Before execution & 02 H & 01 H & 9000 H & 8765 H \\
\hline & & \(\downarrow\) & \(\downarrow\) & \\
\hline After execution & 02 H & 02 H & 8765 H & 8765 H \\
\hline
\end{tabular}

In the above example it branches to the physical address 010765 H .
Since there are no NB and CB in the MODEL0/1, it branches to the physical address 8765 H .

\section*{JP [KK] ||||||||||||||||||||||||||||||| Indirect Jump using vector |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function
<MODEL0/1>
\(\mathrm{PC}(\mathrm{L}) \leftarrow[00 \mathrm{kk}], \mathrm{PC}(\mathrm{H}) \leftarrow[00 \mathrm{kk}+1]\)
<MODEL2/3> \(\mathrm{CB} \leftarrow \mathrm{NB}, \mathrm{PC}(\mathrm{L}) \leftarrow[00 \mathrm{kk}]\), \(P C(H) \leftarrow[00 k k+1]\)

It makes the kk the 8 -bit indirect address, then load the vector written into the 00 kk and \(00 \mathrm{kk}+1\) address of the program memory into the program counter ( PC ), and then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The vector field is fixed at page 0 .
Code


Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode 8-bit indirect
Example
When \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, it executes the "JP \([20 \mathrm{H}]\) " instruction in the physical address 9000 H .
\begin{tabular}{|l|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & EP & M \((000020 \mathrm{H})\) \\
\hline Before execution & 02 H & 01 H & 9000 H & 03 H & ABCDH \\
\hline & \(\vdots\) & \(\downarrow\) & & \\
\hline After execution & 02 H & 02 H & ABCDH & 03 H & ABCDH \\
\hline
\end{tabular}

EP is disregarded and the vector area \((000000 \mathrm{H}-0000 \mathrm{FFH})\) is specified.
In the above example it branches to the physical address 012BCDH.
Since there are no NB and CB in the MODEL0/1, it branches to the physical address ABCDH.

\section*{JRL qqrr |||||||||||||||||||||||| Jump to relative location qqur |||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

Function <MODEL0/1>
\[
P C \leftarrow P C+q q r r+2
\]
<MODEL2/3>
\(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{qqrr}+2, \mathrm{CB} \leftarrow \mathrm{NB}\)
Adds the 16 -bit relative address qqrr (-32768 to 32767 ) to the program counter (PC) as an offset from the top address +2 of this instruction and unconditionally branches to this address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.


Mode Signed 16-bit PC relative
Example When \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, it executes the "JRL \(\$+2000 \mathrm{H}\) " instruction in the physical address 9000 H .
\begin{tabular}{|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & & \(\searrow\) & \(9002 \mathrm{H}+(2000 \mathrm{H}-2)\) \\
\hline After execution & 02 H & 02 H & B 000 H \\
\hline
\end{tabular}

In the above example it branches to the physical address 013000 H .
Since there are no NB and CB in the MODEL0/1, it branches to the physical address B 000 H .

JRL cc1, qqrr ||||||||||| Jump to relative location qqrr if condition cc1 is true ||||||||||||||| 3 cycles |||
```

Function <MODEL0/1>
If cc1 is true
then JRL qqrr
else PC}\leftarrow\textrm{PC}+
<MODEL2/3>
If cc1 is true
then JRL qqrr
else PC }\leftarrow\textrm{PC}+3,\textrm{NB}\leftarrow\textrm{CB

```

When the condition cc 1 has been established, the CPU executes the "JRL qqrr" instruction and when a condition has not been established, it executes the following instruction.
See "JRL qqrr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB ).

Condition cc 1 is of the below 4 types.
\begin{tabular}{|c|lc|}
\hline CC 1 & \multicolumn{2}{|c|}{ Condition } \\
\hline C & Carry & (Carry flag C = 1) \\
NC & Non Carry & (Carry flag C = \()\) \\
Z & Zero & (Zero flag Z \(=1\) ) \\
NZ & Non Zero & (Zero flag Z = \()\) \\
\hline
\end{tabular}


Mode
Example At the time of condition establishment, operates the same as the "JRL qqrr" instruction. When a condition has not been established, the operation of the "JRL cc1,qqrr" in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & \(\checkmark\) & & \\
\hline After execution & 01 H & 01 H & 9003 H \\
\hline
\end{tabular}

There are no NB and CB in the MODEL0/1.

JRS \(\boldsymbol{r r}\) ||||||||||||||||||||||||||||| Jump to relative location rr ||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function
<MODEL0/1>
\[
\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1
\]
<MODEL2/3>
\(\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+1, \mathrm{CB} \leftarrow \mathrm{NB}\)
Adds the 8 -bit relative address rr (-128 to \(127)\) to the program counter (PC) as an displacement from the top address +1 of this instruction and unconditionally branches to this address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code


Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Signed 8-bit PC relative
Example When \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, it executes the "JRL \(\$+20 \mathrm{H}\) " instruction in the physical address 9000 H .
\begin{tabular}{|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & & \(\searrow\) & \(9001 \mathrm{H}+(20 \mathrm{H}-1)\) \\
\hline After execution & 02 H & 02 H & 9020 H \\
\hline
\end{tabular}

In the above example it branches to the physical address 011020 H .
Since there are no NB and CB in the MODEL0/1, it branches to the physical address 9020 H .

JRS CC1, rr ||||||||||||||||| Jump to relative location rr if condition ccl is true |||||||||||||||||||| 2 cycles |||
```

Function <MODEL0/1>
If cc1 is true
then JRS rr
else PC}\leftarrowPC+
<MODEL2/3>
If cc1 is true
then JRS rr
else PC}\leftarrow\textrm{PC}+2,\textrm{NB}\leftarrow\textrm{CB

```

When the condition cc1 has been established, the CPU executes the "JRS rr" instruction and when a condition has not been established, it executes the following instruction. See "JRS rr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB ).

Condition cc1 is of the below 4 types.
\begin{tabular}{|c|ll|}
\hline cc1 & \multicolumn{2}{c|}{ Condition } \\
\hline C & Carry & (Carry flag \(\mathrm{C}=1\) ) \\
NC & Non Carry & (Carry flag \(\mathrm{C}=0\) ) \\
Z & Zero & (Zero flag \(\mathrm{Z}=1\) ) \\
NZ & Non Zero & (Zero flag Z \(=0\) ) \\
\hline
\end{tabular}


Mode
Example At the time of condition establishment, operates the same as the "JRS rr" instruction. When a condition has not been established, the operation of the "JRS cc1,rr" in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & \(\checkmark\) & & \\
\hline After execution & 01 H & 01 H & 9002 H \\
\hline
\end{tabular}

There are no NB and CB in the MODEL0/1.

JRS cc2, rr ||||||||||||||||||| Jump to relative location rr if condition cc2 is true |||||||||||||||||||| 3 cycles |||
```

Function <MODEL0/1>
If cc2 is true
then PC}\leftarrow\textrm{PC}+\textrm{rr}+
else PC}\leftarrowPC+
<MODEL2/3>
If cc2 is true
then PC}\leftarrow\textrm{PC}+\textrm{rr}+2,\textrm{CB}\leftarrow\textrm{NB
else PC}\leftarrow\textrm{PC}+3,NB\leftarrowC
Function <MODEL0/1>
If cc2 is true
then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+2$
else $P C \leftarrow P C+3$
<MODEL2/3>
If cc2 is true
then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rr}+2, \mathrm{CB} \leftarrow \mathrm{NB}$
else $P C \leftarrow P C+3, N B \leftarrow C B$

```

When the condition cc2 has been established, it adds the 8-bit relative address rr (-128 to 127) to the program counter ( PC ) as an offset from the top address +2 of this instruction and branches to that address.
When a condition has not been established, it executes the following instruction.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed. When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc 2 is of the below 16 types.
\begin{tabular}{|c|ll|}
\hline cc2 & \multicolumn{2}{|c|}{ Condition } \\
\hline LT & Less Than & \(([\mathrm{N} \forall \mathrm{V}]=1)\) \\
LE & Less or Equal & \((\mathrm{Z} \vee[\mathrm{N} \forall \mathrm{N}]=1)\) \\
GT & Greater Than & \((\mathrm{Z} \vee[\mathrm{N} \forall \mathrm{N}]=0)\) \\
GE & Greater or Equal & \(([\mathrm{N} \forall \mathrm{N}]=0)\) \\
V & Overflow & \((\mathrm{V}=1)\) \\
NV & Non Overflow & \((\mathrm{V}=0)\) \\
P & Plus & \((\mathrm{N}=0)\) \\
M & Minus & \((\mathrm{N}=1)\) \\
F0 & F0 is set & \((\mathrm{F} 0=1)\) \\
F1 & F 1 is set & \((\mathrm{F} 1=1)\) \\
F2 & F 2 is set & \((\mathrm{F} 2=1)\) \\
F3 & F3 is set & \((\mathrm{F} 3=1)\) \\
NF0 & F 0 is reset & \((\mathrm{F} 0=0)\) \\
NF1 & F1 is reset & (F1 \(=0)\) \\
NF2 & F2 is reset & (F2 \(=0)\) \\
NF3 & F3 is reset & (F3 \(=0)\) \\
\hline
\end{tabular}

\section*{Code}

*
\begin{tabular}{|c|l|l|l|}
\hline \multicolumn{2}{|c|}{ cc2 } & Mnemonic & Code \\
\hline LT & 0000 & JRS LT, rr & EOH \\
LE & 0001 & JRS LE, rr & E1H \\
GT & 0010 & JRS GT, rr & E2H \\
GE & 0011 & JRS GE, rr & E3H \\
V & 0100 & JRS V, rr & E4H \\
NV & 0101 & JRS NV, rr & E5H \\
P & 0110 & JRS P, rr & E6H \\
M & 0111 & JRS M, rr & E7H \\
F0 & 1000 & JRS F0, rr & E8H \\
F1 & 1001 & JRS F1, rr & E9H \\
F2 & 1010 & JRS F2, rr & EAH \\
F3 & 1011 & JRS F3, rr & EBH \\
NF0 & 1100 & JRS NF0, rr & ECH \\
NF1 & 1101 & JRS NF1, rr & EDH \\
NF2 & 1110 & JRS NF2, rr & EEH \\
NF3 & 1111 & JRS NF3, rr & EFH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Mode Signed 8-bit PC relative}

Example At the time of condition establishment when \(\mathrm{NB}=02 \mathrm{H}\) in the MODEL2/3, operation of the "JRS cc \(2, \$+20\) " in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|}
\hline & \(N B\) & \(C B\) & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & & \(\searrow\) & \(9002 \mathrm{H}+(20 \mathrm{H}-2)\) \\
\hline After execution & 02 H & 02 H & 9020 H \\
\hline
\end{tabular}

In the above example it branches to the physical address 011020 H . In the MODEL0/ 1 , since there are no NB and CB , it branches to the physical address 9020 H .

When a condition has not been established, the operation of the "JRS cc2, rr" in the physical address 9000 H is as indicated below.
\begin{tabular}{|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) \\
\hline Before execution & 02 H & 01 H & 9000 H \\
\hline & \(\vdots\) & \\
\hline After execution & 01 H & 01 H & 9003 H \\
\hline
\end{tabular}

There are no NB and CB in the MODEL0/1.
\(\boldsymbol{L} \boldsymbol{D} \boldsymbol{\boldsymbol { r }} \boldsymbol{\boldsymbol { r } ^ { \prime } | | | | | | | | | | | | | | | | | | | | | | | | | | | | ~ L o a d ~} r^{\prime}\) reg. into r reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 1 cycle |||

Function \(\mathbf{r} \leftarrow \mathbf{r}^{\prime}\)
Loads the content of the \(\mathrm{r}^{\prime}\) register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{r'} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{r'} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}
\(\boldsymbol{L} \boldsymbol{A}, \boldsymbol{B} \boldsymbol{R}\) ||||||||||||||||||||||| Load BR reg. into A reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad A \leftarrow B R\)
Loads the content of the BR register into the A register.
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & COH \\
\hline
\end{tabular}
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register direct }\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & \multirow{2}{*}{ BR } & \multirow{2}{*}{ A } & \multirow{2}{*|}{ BR } & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

LD A, SC \(|||||||||||||||||||||\mid\) Load SC. into A reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathrm{A} \leftarrow \mathrm{SC}\)
Loads the content of the system condition flag (SC) into the A register.
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline & CEH \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\
\hline C1H \\
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Flag

Mode

Example


\section*{Function \(\quad \mathrm{A} \leftarrow\) er}

Loads the content of the er register (NB/EP/ \(\mathrm{XP} / \mathrm{YP}\) ) into the A register.
Code

*
\begin{tabular}{|c|c|c|c|}
\hline er & Mnemonic & Code \\
\hline NB & 00 & LD A, NB & C8H \\
EP & 01 & LD A, EP & C9H \\
XP & 10 & LD A, XP & CAH \\
YP & 11 & LD A, YP & CBH \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{er} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{er} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/1.

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\(\boldsymbol{L} \boldsymbol{D} \boldsymbol{B R}, \boldsymbol{A}\) ||||||||||||||||||||||| Load A reg. into BR reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathrm{BR} \leftarrow \mathbf{A}\)
Loads the content of the A register into the BR register.
Code
\begin{tabular}{l} 
MSB \\
\begin{tabular}{|c|c|c|c|c|c|c|c|c} 
\\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
CEH \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & C 2 H \\
\hline
\end{tabular} \\
\hline
\end{tabular}

Mode Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BR} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{BR} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42 H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}


Function \(\quad \mathrm{SC} \leftarrow \mathrm{A}\)
Sets the content of the A register into the system condition flag (SC).


Mode Src: Register direct
Dst: Register direct

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{10}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{SC} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{SC} & \multirow[b]{2}{*}{A} & \multicolumn{8}{|c|}{SC} \\
\hline & & & & 11 & 10 & U & D & N & V & C & Z \\
\hline 5AH & 42H & 42H & 42H & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{L D} \boldsymbol{\operatorname { D r } , \boldsymbol { A } | | | | | | | | | | | | | | | | | | | | | | ~ L o a d ~ A ~ r e g . ~ i n t o ~ e r ~ r e g . ~ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ~} 2\) or 3 cycles |||

\section*{Function er \(\leftarrow \mathbf{A}\)}

Loads the content of the A register into the er ( \(\mathrm{NB} / \mathrm{EP} / \mathrm{XP} / \mathrm{YP}\) ) register.

Code


Src: Register direct Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline er & A & \multirow{2}{*}{ er } & \multirow{2}{|c|}{ A } & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & & N & V & C & Z \\
\hline 5AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/1.

LD [BR:ll], r |||||||||||||| Load r reg. into location [BR:ll] ||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

Function \([B R: l l] \leftarrow \mathbf{r}\)
Loads the content of the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{1}{|c|}{r} & Mnemonic & Code \\
\hline A & 00 & LD [BR: \(l l], \mathrm{A}\) & 78 H \\
B & 01 & LD [BR:ll], B & 79 H \\
L & 10 & LD [BR:ll], L & 7 AH \\
H & 11 & LD [BR:ll], H & 7 BH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular} \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Mode Src: Register direct \\ Dst: 8-bit absolute}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{\(r\)} & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{r} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L D}\) [hhll], \(\boldsymbol{r}\) ||||||||||||||||||| Load r reg. into location [hhll] ||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function \(\quad[\mathrm{hh} l l] \leftarrow \mathbf{r}\)}

Loads the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the 16-bit absolute address \(\mathrm{hh} l l\). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
\begin{tabular}{l} 
MSB \\
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular} \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{r} & Mnemonic & Code \\
\hline A & 00 & LD [hhlll], A & D4H \\
B & 01 & LD [hhll], B & D5H \\
L & 10 & LD [hhll], L & D6H \\
H & 11 & LD [hhll], H & D7H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\(\begin{array}{cl}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: 16-bit absolute }\end{array}\)
Example \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\cline { 2 - 9 } & {\([\mathrm{hh} l l]\)} & r & {\([\mathrm{hh} l l]\)} & r & \multicolumn{3}{c|}{SC} \\
\cline { 4 - 9 } & & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}


Function \(\quad[\mathrm{HL}] \leftarrow \mathbf{r}\)
Loads the content of the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\) into the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 00 & LD [HL], A & 68 H \\
B & 01 & LD [HL], B & 69 H \\
L & 10 & LD [HL], L & \(6 A H\) \\
H & 11 & LD [HL], H & \(6 B H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{8}{|l|}{Src: Register direct Dst: Register indirect} \\
\hline & Set & alue & & & sult & & & \\
\hline & & & & & & & & \\
\hline & [HL] & r & [HL] & r & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [IX], \(\boldsymbol{r}\) ||||||||||||||||||||||| Load r reg. into location [IX] |||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

\section*{Function \([\) IX] \(\leftarrow \mathbf{r}\)}

Loads the content of the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the IX register.
The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c}
\hline 0 & \multicolumn{4}{c}{ LSB } \\
\hline 0 & 1 & 1 & 0 & 0 & 0 & r & \(60 \mathrm{H}-63 \mathrm{H} *\) \\
\hline
\end{tabular}
*
\begin{tabular}{|l|l|l|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 00 & LD [IX], A & 60 H \\
B & 01 & LD [IX], B & 61 H \\
L & 10 & LD [IX], L & 62 H \\
H & 11 & LD [IX], H & 63 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode \(\quad\) Src: Register direct
Dst: Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\cline { 2 - 9 } & {\([\mathrm{IX}]\)} & r & \multirow{2}{*}[\mathrm{XX}]{} & r & \multicolumn{3}{|c|}{SC} \\
\cline { 4 - 8 } & N & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

LD [IY], r |||||||||||||||||||||| Load r reg. into location [IY] ||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \([\mathrm{IY}] \leftarrow \mathbf{r}\)
Loads the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the IY register.
The content of the YP register becomes the page address of the data memory (MODEL2/3).
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 00 & LD [IY], A & 70 H \\
B & 01 & LD [IY], B & 71 H \\
L & 10 & LD [IY], L & 72 H \\
H & 11 & LD [IY], H & 73 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L} \boldsymbol{D}[\mathbf{X} \boldsymbol{+ d \boldsymbol { d } ] , \boldsymbol { r } | | | | | | | | | | | | | ~ L o a d ~ r ~ r e g . ~ i n t o ~ l o c a t i o n ~ [ I X ~ + ~ d d ] ~ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ~} 4\) cycles |||}

Function \(\quad[\mathrm{IX}+\mathrm{dd}] \leftarrow \mathbf{r}\)
Loads the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the sum of the content of the IX register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register becomes the page address of the data memory (MODEL2/3).
Code MSB
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{MSB LSB} & \multicolumn{5}{|c|}{LSB} \\
\hline 1 & 1 & 0 & 0 & 11 & 10 & CEH \\
\hline 0 & 1 & 0 & \(r\) & 1 & 0 & \(44 \mathrm{H} / 4 \mathrm{CH} / 54 \mathrm{H} / 5 \mathrm{CH} *\) \\
\hline & & & & & & dd \\
\hline & r & & Mnem & monic & Code & \\
\hline A & 00 & & [IX+ & +dd], A & 44H & \\
\hline B & 01 & & [IX+ & +dd], B & 4 CH & \\
\hline L & 10 & & [IX+ & +dd], L & 54H & \\
\hline H & 11 & & [IX+ & +dd], H & 5 CH & \\
\hline
\end{tabular}

\section*{}

Function \(\quad[\mathrm{IY}+\mathrm{dd}] \leftarrow \mathbf{r}\)
Loads the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the sum of the content of the IY register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the YP register becomes the page address of the data memory (MODEL2/3).
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
Mode Src: Register direct
Dst: Register indirect with displacement


\section*{}

\section*{Function \(\quad[\mathrm{IX}+\mathrm{L}] \leftarrow \mathbf{r}\)}

Loads the content of the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the sum of the content of the IX register and the content of the L register. The content of the \(L\) register is handled as signed data and the range is -128 to 127 .
\(\begin{array}{ll}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register indirect with index register }\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([I I X+L]\) & \(r\) & {\([I X+L]\)} & \(r\) & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & \(N\) & \(V\) & \(C\) & \(Z\) \\
\hline 5AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

The content of the XP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 0 & 1 & 0 & \(r\) & \(r\) & 1 & 1 & 0 & \(46 \mathrm{H} / 4 \mathrm{EH} / 56 \mathrm{H} / 5 \mathrm{EH} *\)
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 00 & LD [IX+L], A & 46 H \\
B & 01 & LD [IX+L], B & 4 EH \\
L & 10 & LD [IX+L], L & 56 H \\
H & 11 & LD [IX+L], H & 5 EH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L} \boldsymbol{D}[\boldsymbol{Y} \boldsymbol{+} \boldsymbol{L}]\), \(\boldsymbol{r} /||||||||||||||~ L o a d ~ r ~ r e g . ~ i n t o ~ l o c a t i o n ~[I Y ~+~ L] ~||||||||||||||| || || || || || || || || || || || || || || | ~ 4 ~ c y c l e s ~| | \mid ~\)}

\section*{Function \(\quad[\mathrm{I}+\mathrm{L}] \leftarrow \mathbf{r}\)}

Loads the content of the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) into the data memory that has been address specified by the sum of the content of the IY register and the content of the L register. The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the YP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline\(A\) & 00 & LD [IY+L], A & 47 H \\
B & 01 & LD [IY+L], B & 4 FH \\
L & 10 & LD [IY+L], L & 57 H \\
H & 11 & LD [IY+L], H & 5 FH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode
Src: Register direct
Dst: Register indirect with index register
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([I \mathrm{Y}+\mathrm{L}]\) & \(r\) & \multirow{2}{*}{\(\mathrm{IY}+\mathrm{L}]\)} & r & \multicolumn{3}{|c|}{SC} \\
\cline { 5 - 8 } & & N & V & C & Z \\
\hline 5AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

LD \(\boldsymbol{r} \boldsymbol{y}\) \#nn ||||||||||||||||||||||| Load immediate data nn into r reg. ||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{r} \leftarrow \mathbf{n n}\)
Loads the 8-bit immediate data \(n n\) into the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ).

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 00 & LD A, \#nn & B0H \\
B & 01 & LD B, \#nn & B1H \\
L & 10 & LD L, \#nn & B2H \\
H & 11 & LD H, \#nn & B3H \\
\hline
\end{tabular}
Flag
\begin{tabular}{c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\(\begin{array}{cc}\text { Mode } & \begin{array}{l}\text { Src: Immediate data } \\ \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{\(r\)} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{nn} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

LD BR, \#hh ||||||||||||||||| Load immediate data hh into BR reg. |||||||||||||||||||||||||||||||||||||||||| 2 cycles |||
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Function & \multicolumn{9}{|l|}{Loads the 8-bit immediate data hh int BR register.} \\
\hline \multirow[t]{3}{*}{Code} & \multicolumn{9}{|l|}{MSB LSB} \\
\hline & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & B4H \\
\hline & \multicolumn{9}{|c|}{h h} \\
\hline \multirow[t]{2}{*}{Flag} & 11 & 10 & U & D & N & V & C & Z & \\
\hline & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BR} & \multirow[b]{2}{*}{hh} & \multirow[b]{2}{*}{BR} & \multirow[b]{2}{*}{hh} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}
Flag

LD SC, \#nn |||||||||||||||| Load immediate data nn into SC |||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

\(\begin{array}{ll}\text { Mode } & \begin{array}{l}\text { Src: Immediate data } \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{10}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{SC} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{SC} & \multirow[b]{2}{*}{nn} & \multicolumn{8}{|c|}{SC} \\
\hline & & & & 11 & 10 & U & D & N & V & C & Z \\
\hline 5AH & 42H & 42H & 42H & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{LD NB, \#bb |||||||||||||||| Load immediate data bb into NB reg. |||||||||||||||||||||||||||||||||||||||| 4 cycles |||}


\section*{LD EP, \#рр ||||||||||||||||| Load immediate data pp into EP reg. ||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Function & \multicolumn{9}{|l|}{Loads the 8-bit immediate data pp int expand page register EP.} \\
\hline \multirow[t]{3}{*}{Code} & \multicolumn{9}{|l|}{MSB LSB} \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & C5H \\
\hline & \multicolumn{9}{|c|}{p p} \\
\hline \multirow[t]{2}{*}{Flag} & 11 & 10 & U & D & N & V & C & Z & \\
\hline & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}
\(\begin{array}{cc}\text { Mode } & \begin{array}{l}\text { Src: Immediate data } \\ \\ \\ \\ \text { Dst: Register direct }\end{array}\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(E P\)} & pp & \multirow{2}{*}{\(E P\)} & \multirow{2}{*|}{pp} & \multicolumn{3}{|c|}{ C } \\
\cline { 4 - 8 } & & & \(N\) & \(V\) & \(C\) & \(Z\) \\
\hline \(5 A H\) & \(42 H\) & \(42 H\) & \(42 H\) & - & - & - & - \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/1.

LD XP, \#рр ||||||||||||||||| Load immediate data pp into XP reg. ||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad X P \leftarrow p p\)
Loads the 8-bit immediate data pp into the expand page register XP.
Code


Flag

Mode Src: Immediate data
Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\cline { 2 - 9 } & XP & \multirow{2}{*}{pp} & \multirow{2}{*}{XP} & pp & \multicolumn{3}{|c|}{SC} \\
\cline { 3 - 8 } & & & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/1.

LD YP, \#Р人 ||||||||||||||||| Load immediate data pp into YP reg. ||||||||||||||||||||||||||||||||||||||||| 3 cycles |||
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Function & \multicolumn{9}{|l|}{Loads the 8 -bit immediate data pp into expand page register YP.} \\
\hline \multirow[t]{4}{*}{Code} & \multicolumn{9}{|l|}{MSB LSB} \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & C7H \\
\hline & \multicolumn{9}{|c|}{p p} \\
\hline \multirow[t]{2}{*}{Flag} & 11 & 10 & U & D & N & V & C & Z & \\
\hline & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\cline { 2 - 9 } & \multirow{2}{*}{YP} & \multirow{2}{*}{pp} & \multirow{2}{*}{YP} & \multirow{2}{|c|}{Sp} & \multicolumn{3}{|c|}{} \\
\cline { 4 - 8 } & & N & V & C & Z \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/1.


Function \([B R: l l] \leftarrow \mathbf{n n}\)
Loads the 8 -bit immediate data nn into the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: 8-bit absolute
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{nn} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

LD [HL], \#nn ||||||||||||| Load immediate data nn into location [HL] |||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad[\mathrm{HL}] \leftarrow \mathbf{n n}\)
Loads the 8-bit immediate data nn into the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Sxample } & \multicolumn{6}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Sesult } \\
\cline { 2 - 10 } & \multicolumn{2}{|c|}{\([\mathrm{HL}]\)} & \multirow{2}{*}{\(n n\)} & {\([H L]\)} & \(n n\) & & N & V \\
\cline { 4 - 9 } & & C & Z \\
\hline
\end{tabular}

\section*{LD [II], \#nn |||||||||||||||| Load immediate data nn into location [ir reg.] |||||||||||||||||||||||||| 3 cycles |||}

\section*{Function [ir] \(\leftarrow \mathbf{n n}\)}

Loads the 8-bit immediate data nn into the data memory that has been address specified by the ir register (IX/IY).
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

\section*{Code}
*
* \begin{tabular}{|l|l|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(X\) & 0 & LD [IX], \#nn & B6H \\
\(Y\) & 1 & LD [IY], \#nn & B7H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\[
1-1-1-1-1-1-1
\]
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline & 11 & \(U\) & \(D\) & \(N\) & \(V\) & \(C\) & \(Z\) \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{\(n \mathrm{n}\)} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{nn} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

Example

\section*{LD [HL], [BR:Il] |||||| Load location [BR:Il] into location [HL] |||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function \([H L] \leftarrow[B R: l l]\)}

Loads the content of the data memory [BR:ll] into the data memory [HL]. The data memory \([\mathrm{BR}: l l]\) address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The data memory [HL] address has been specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

\section*{Code \\ MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & LSB \\
\hline
\end{tabular} \\ \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular} \\ Flag}

Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[BR:ll]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

Src: 8-bit absolute
Dst: Register indirect

\section*{LD [ir], [BR:Il] ||||||||||| Load location [BR:ll] into location [ir reg.] |||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function \\ \([i r] \leftarrow[B R: l l]\)}

Loads the content of the data memory [BR:ll] into the data memory [ir]. The data memory [BR:Il] address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The data memory [ir] address has been specified by the ir register (IX/IY).
The content of the EP register becomes the page address of the data memory \([\mathrm{BR}: l l]\) and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & I & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode

Example

Src: 8-bit absolute
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([\mathrm{ir}]\) & {\([\mathrm{BR}: l l]\)} & {\([\mathrm{ir}]\)} & \multirow{2}{*|}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 8 } & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD \(\boldsymbol{r}\), [hhll] ||||||||||||||||||| Load location [hhll] into r reg. ||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function \(\quad \mathbf{r} \leftarrow[\mathrm{hh} l l]\)}

Loads the content of the data memory that has been address specified by the 16 -bit absolute address hh \(l l\) into the r register \((\mathrm{A} / \mathrm{B} /\) \(\mathrm{L} / \mathrm{H}\) ).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Src: 16-bit absolute
Dst: Register direct
Example

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{r} & Mnemonic & Code \\
\hline A & 00 & LD A, [hhll] & DOH \\
B & 01 & LD B, [hh\(l l]\) & D1H \\
L & 10 & LD L, [hhll] & D2H \\
H & 11 & LD H, [hhll] & D3H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}


\section*{Function \(\quad \mathbf{r} \leftarrow[\mathrm{HL}]\)}

Loads the content of the data memory that has been address specified by the HL register into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline\(A\) & 00 & LD A, [HL] & 45 H \\
B & 01 & LD B, [HL] & \(4 D H\) \\
L & 10 & LD L, [HL] & 55 H \\
H & 11 & LD H, [HL] & 5 DH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}


\section*{Function \(\quad[B R: l l] \leftarrow[H L]\)}

Loads the content of the data memory [HL] into the data memory [BR: \(l l]\). The data memory [BR: \(l l]\) address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The data memory [HL] address has been specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Mode Src: Register indirect
Dst: 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline [BR: \(l l]\) & {\([\mathrm{HL}]\)} & {\([\mathrm{BR}: l l]\)} & {\([\mathrm{HL}]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 8 } & & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{}

\section*{Function \(\quad[\mathrm{HL}] \leftarrow[\mathrm{HL}]\)}

Loads the content of the data memory that has been address specified by the HL register into the same address. As a result, only three cycles are consumed.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Src: Register indirect
Dst: Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{HL}]{} & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{3}{|c|}{ S C } \\
\cline { 4 - 7 } & N & V & C & Z \\
\hline 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline \hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [ir], [HL] |||||||||||||| Load location [HL] into location [ir reg.] |||||||||||||||||||||||||||| 3 cycles |||}

Function [ir] \(\leftarrow[H L]\)
Loads the content of the data memory [HL] into the data memory [ir]. The data memory [HL] address has been specified by the HL register. The data memory [ir] address has been specified by the ir register (IX/IY).
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).


Flag

Mode Src: Register indirect
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[ HL\(]\)} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L D} \boldsymbol{\boldsymbol { r }}\) [|X] |||||||||||||||||||||||| Load location [IX] into r reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

Function \(\quad \mathbf{r} \leftarrow[\) IX]
Loads the content of the data memory that has been address specified by the IX register into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\).
The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
Mode Src: Register indirect
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\(r\) & {\([I X]\)} & \multirow{2}{*}{\(r\)} & {\([I X]\)} & \multicolumn{3}{|c|}{\(S \mathrm{C}\)} \\
\cline { 5 - 8 } & & & \(N\) & \(V\) & \(C\) & \(Z\) \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{}

\section*{Function \(\quad[B R: I l] \leftarrow[I X]\)}

Loads the content of the data memory [IX] into the data memory [BR: \(l l]\). The data memory [BR: \(l l]\) address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The data memory [IX] address has been specified by the IX register.
The content of the EP register becomes the page address of the data memory \([\mathrm{BR}: l l]\) and the content of the XP register becomes the page address of the data memory [IX] (MODEL2/3).

\section*{Code}


Mode Src: Register indirect
Dst: 8-bit absolute
Example

\section*{LD [HL], [IX] |||||||||||||| Load location [IX] into location [HL] ||||||||||||||||||||||||||||||||||| 3 cycles |||}

Function \([\mathrm{HL}] \leftarrow[\mathrm{IX}]\)
Loads the content of the data memory [IX] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX] address has been specified by the IX register.
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX] (MODEL2/3).


Mode Src: Register indirect
Dst: Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & {\([I X]\)} & {\([H L]\)} & \multirow{2}{*}[\mathrm{IX}]{} & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [Ir], [|X] |||||||||||||||||| Load location [IX] into location [ir reg.] |||||||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function [ir] \(\leftarrow[I X]\)}

Loads the content of the data memory [IX] into the data memory [ir]. The data memory [IX] address has been specified by the IX register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code
*
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline MSB & & & & & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{LSB}} \\
\hline 0 & 1 & 1 & ir & 0 & 1 & \\
\hline \multicolumn{2}{|c|}{ir} & \multicolumn{3}{|r|}{Mnemonic} & \multicolumn{2}{|l|}{Code} \\
\hline IX & 0 & \multicolumn{3}{|l|}{LD [IX], [IX]} & \multicolumn{2}{|l|}{66H} \\
\hline IY & 1 & \multicolumn{3}{|l|}{LD [IY], [IX]} & \multicolumn{2}{|l|}{76H} \\
\hline
\end{tabular}
\(66 \mathrm{H} / 76 \mathrm{H} *\)

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Register indirect
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[IY]} & \multirow[b]{2}{*}{[IX]} & \multirow[b]{2}{*}{[IM]} & \multirow[b]{2}{*}{[IX]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [BR:ll], [|Y] |||||||| Load location [IY] into location [BR:ll] ||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function \(\quad[B R: I l] \leftarrow[I Y]\)
Loads the content of the data memory [IY] into the data memory [BR:ll]. The data memory [BR: \(l l]\) address has been specified by the content of the \(B R\) register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The data memory [IY] address has been specified by the IY register.
The content of the EP register becomes the page address of the data memory \([\mathrm{BR}: l l]\) and the content of the YP register becomes the page address of the data memory [IY] (MODEL2/3).


Mode
Src: Register indirect Dst: 8-bit absolute

Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([\mathrm{BR}: l l]\) & {\([\mathrm{Y}]\)} & {\([\mathrm{BR}: l l]\)} & {\([\mathrm{IY}]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [HL], [IY] ||||||||||||||| Load location [IY] into location [HL] |||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

Function \([\mathrm{HL}] \leftarrow[\mathrm{IY}]\)
Loads the content of the data memory [IY] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY] address has been specified by the IY register.
The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY] (MODEL2/3).

Code

Flag

Mode

Example


Src: Register indirect
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & {\([\mathrm{IY}]\)} & {\([\mathrm{HL}]\)} & {\([\mathrm{IY}]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & N & V & C & Z \\
\hline 5 AH & 42 H & 42 H & 42 H & - & - & - & - \\
\hline
\end{tabular}

\section*{}


\section*{\(\boldsymbol{L} \boldsymbol{D} \boldsymbol{r} \boldsymbol{[ I X} \boldsymbol{X} \boldsymbol{d} \boldsymbol{d}]\) |||||||||||||| Load location [IX + dd] into r reg. ||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function \(\quad \mathbf{r} \leftarrow[\mathrm{IX}+\mathrm{dd}]\)
Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the displacement dd into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\).
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register becomes the page address of the data memory (MODEL2/3).
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
Mode Src: Register indirect with displacement Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{\([I X+d d]\)} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{[IX+dd]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [HL], [IX+dd] ||||| Load location [IX + dd] into location [HL] |||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function \([\mathrm{HL}] \leftarrow[\mathrm{IX}+\mathrm{dd}]\)}

Loads the content of the data memory
[IX+dd] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX+dd] (MODEL2/3).

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Register indirect with displacement Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[IX+dd]} & \multirow[b]{2}{*}{[HL]} & \multirow[t]{2}{*}{[IX+dd]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [IIr], [|X+dd] ||||||| Load location [IX + dd] into location [ir reg.] |||||||||||||||||||||||||| 5 cycles |||}

\section*{Function [ir] \(\leftarrow[I X+d d]\)}

Loads the content of the data memory [IX+dd] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


Flag

Mode

Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[IX+dd]} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[IX+dd]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}


\section*{Function \(\quad \mathbf{r} \leftarrow[\) [Y+dd]}

Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the displacement dd into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\). The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the YP register becomes the page address of the data memory (MODEL2/3).
Code

Flag


Mode Src: Register indirect with displacement Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[t]{2}{*}{r} & \multirow[t]{2}{*}{\([1 Y+d d]\)} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{\([1 Y+d d]\)} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L} \boldsymbol{D}[\mathbf{H L}],[\boldsymbol{Y}+\boldsymbol{d} \mathbf{d}]\) ||||| Load location \([I Y+d d]\) into location [HL] ||||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function}

\section*{\([\mathrm{HL}] \leftarrow[\mathrm{IY}+\mathrm{dd}]\)}

Code
Loads the content of the data memory
[IY+dd] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY+dd] address has been specified by the sum of the content of the IY register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY+dd] (MODEL2/3).


LD [if], [|Y+dd] ||||||| Load location [IY + dd] into location [ir reg.] |||||||||||||||||||||||||| 5 cycles |||

\section*{Function \(\quad[\mathrm{ir}] \leftarrow[\mathrm{IX}+\mathrm{dd}]\)}

Loads the content of the data memory [IY+dd] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IY+dd] address has been specified by the sum of the content of the IY register and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


\section*{\(\boldsymbol{L} \boldsymbol{D} \boldsymbol{r} \boldsymbol{[ | X} \boldsymbol{+} \mathbf{L}]|||||||||||||||~ L o a d ~ l o c a t i o n ~[I X ~+~ L] ~ i n t o ~ r ~ r e g . ~||||||||||||||||||||||||||||||||||||||||||||||~ 4 ~ c y c l e s ~||| ~\)}

\section*{Function \(\quad \mathbf{L} \leftarrow[\mathrm{IX}+\mathrm{L}]\)}

Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the content of the \(L\) register into the \(r\) register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\). The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 0 & 1 & 0 & \(r\) & 0 & 1 & 0 \\
\hline
\end{tabular} \(42 \mathrm{H} / 4 \mathrm{AH} / 52 \mathrm{H} / 5 \mathrm{AH} *\)
*


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode
Src: Register indirect with index register Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{[IX+L]} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{[IX+L]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{\(\boldsymbol{L D}\) [HL], [|X+L] ||||||| Load location [IX + L] into location [HL] ||||||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function \(\quad[\mathrm{HL}] \leftarrow[\mathrm{IX}+\mathrm{L}]\)}

Loads the content of the data memory [IX +L ] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+L] address has been specified by the sum of the content of the IX register and the content of the L register.
The content of the L register is handled as signed data and the range is -128 to 127 . The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX +L ] (MODEL2/3).


Mode Src: Register indirect with index register Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[HL]} & \multirow[b]{2}{*}{[IX+L]} & \multirow[b]{2}{*}{[HL]} & \multirow[b]{2}{*}{[IX+L]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [ir], [IX+L] ||||||||||| Load location [IX + L] into location [ir reg.] |||||||||||||||||||||||| 5 cycles |||}

\section*{Function}
\([\mathrm{ir}] \leftarrow[\mathrm{IX}+\mathrm{L}]\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Code} & \multicolumn{2}{|l|}{MSB} & \multicolumn{7}{|c|}{LSB} \\
\hline & \(1{ }^{1} 1\) & 0 & 1 & 1 & 1 & 0 & \multicolumn{3}{|l|}{CEH} \\
\hline & 0 & 1 & 1 & 0 & 1 & 0 & \multicolumn{3}{|l|}{\(6 \mathrm{AH} / 7 \mathrm{AH} *\)} \\
\hline \multirow[t]{2}{*}{*} & ir & \multicolumn{3}{|c|}{Mnemonic} & \multicolumn{2}{|l|}{Code} & & & \\
\hline & \begin{tabular}{|l|l|}
\hline\(X\) & 0 \\
Y & 1 \\
\hline
\end{tabular} & LD [IX] & K], [IX+L] & & 6AH & & & & \\
\hline Flag & 11 10 & U & N & V & C & Z & & & \\
\hline & - & - & - & - & - & - & & & \\
\hline Mode & \multicolumn{9}{|l|}{Src: Register indirect with index register Dst: Register indirect} \\
\hline \multirow[t]{4}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{7}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[IX+L]} & \multirow[b]{2}{*}{[ir]} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{[IX+L]}} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & & 42H & - & - & - & - \\
\hline
\end{tabular}

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

\section*{}

Function \(\mathbf{r} \leftarrow[\mathrm{I}+\mathrm{L}]\)
Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the content of the L register into the r register \((\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H})\). The content of the L register is handled as signed data and the range is -128 to 127 . The content of the YP register becomes the page address of the data memory (MODEL2/3).

Code
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & MSB & & & & & & LSB \\
\hline & 1 & 1 & 0 & 0 & 11 & 1 & 0 \\
\hline & 0 & 1 & 0 & r & 0 & 1 & 1 \\
\hline \multirow[t]{5}{*}{*} & \multicolumn{2}{|r|}{r} & \multicolumn{3}{|r|}{Mnemonic} & \multicolumn{2}{|l|}{Code} \\
\hline & A & 00 & \multicolumn{3}{|l|}{LD A, [IY+L]} & \multicolumn{2}{|l|}{43H} \\
\hline & B & 01 & \multicolumn{3}{|l|}{LD B, [ \([\mathrm{Y}+\mathrm{L}]\)} & \multicolumn{2}{|l|}{4BH} \\
\hline & L & 10 & \multicolumn{3}{|l|}{LD L, [IY+L]} & \multicolumn{2}{|l|}{53 H} \\
\hline & H & 11 & \multicolumn{3}{|l|}{LD H, [IY+L]} & \multicolumn{2}{|l|}{5BH} \\
\hline
\end{tabular}

Flag


Mode \(\quad\) Src: Register indirect with index register Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{\([I Y+L]\)} & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{[ \(\mathrm{Y}+\mathrm{L}\) ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [HL], [IY+L] ||||||| Load location [IY + L] into location [HL] ||||||||||||||||||||||||||| 5 cycles |||}

\section*{Function \(\quad[\mathrm{HL}] \leftarrow[\mathrm{IY}+\mathrm{L}]\)}

Loads the content of the data memory [IY+L] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory \([\mathrm{IY}+\mathrm{L}]\) address has been specified by the sum of the content of the IY register and the content of the \(L\) register.
The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY +L ] (MODEL2/3).


Mode Src: Register indirect with index register Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[IY+L]} & \multirow[b]{2}{*}{[HL]} & \multirow[b]{2}{*}{[IY+L]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [ir], [IY+L] ||||||||||| Load location [IY + L] into location [ir reg.] |||||||||||||||||||||||| 5 cycles |||}

\section*{Function [ir] \(\leftarrow[I Y+L]\)}

Loads the content of the data memory [IY +L ] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IY+L] address has been specified by the sum of the content of the IY register and the content of the L register.
The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


Mode Src: Register indirect with index register Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[ \(\mathrm{Y}+\mathrm{L}]\)} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[IY+L]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 5AH & 42H & 42H & 42H & - & - & - & - \\
\hline
\end{tabular}


Function \(\quad \mathrm{rp} \leftarrow \mathrm{rp}^{\prime}\)
Loads the content of the rp' register (BA/HL/
IX/IY) into the rp register (BA/HL/IX/IY).
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
Mode Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{rp'} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{rp'} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 3521H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}


Function \(\mathrm{BA} \leftarrow \mathrm{PC}+2\)
Loads the content of the program counter (PC) into the BA register. The value that has been loaded is top address of this instruction +2 .
Code
\begin{tabular}{l} 
MSB \\
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\
\hline
\end{tabular} \\
\hline \hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register direct }\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Set Value } & \multicolumn{6}{|c|}{ Result } \\
\hline \multirow{2}{*}{ BA } & \multirow{2}{*}{ PC } & \multirow{2}{*}{ BA } & \multirow{2}{*}{ PC } & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & & N & V & C & Z \\
\hline 3521H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}


Function \(\quad\) BA \(\leftarrow \mathbf{S P}\)
Loads the content of the stack pointer (SP) into the BA register.
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline \hline 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & CFH \\
\hline \hline I & I H \\
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode
Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{SP} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 3521 H & E964H & E964H & E964H & - & - & - & , \\
\hline
\end{tabular}
\(\boldsymbol{L} \boldsymbol{H} \boldsymbol{L}, \boldsymbol{P} \boldsymbol{C}| || || || || || || || | ~ L o a d ~ P C ~ i n t o ~ H L ~ r e g . ~| || || || || || || || || || || || || || || || || || || || || || || || || || || || || || || | ~ 2 ~ c y c l e s ~| | \mid ~\)

Function \(\mathrm{HL} \leftarrow \mathrm{PC}+2\)
Loads the content of the program counter (PC) into the HL register. The value that has been loaded is top address of this instruction +2 .

Code


Mode

Example

Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{HL} & \multirow[b]{2}{*}{PC} & \multirow{2}{*}{HL} & \multirow[b]{2}{*}{PC} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 3521H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD \(\boldsymbol{H} \boldsymbol{L}, \boldsymbol{S P}\) |||||||||||||||||||| Load SP into HL reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

\(\begin{array}{ll}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register direct }\end{array}\)
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & & & \multirow[b]{2}{*}{SP} & \multicolumn{4}{|c|}{SC} \\
\hline HL & SP & HL & & N & V & C & Z \\
\hline 3521H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Function} & \multicolumn{9}{|l|}{\(\mathbf{I X} \leftarrow \mathbf{S P}\)} \\
\hline & \multicolumn{9}{|l|}{Loads the content of the stack pointer into the IX register.} \\
\hline \multirow[t]{3}{*}{Code} & \multicolumn{9}{|l|}{MSB LSB} \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & CFH \\
\hline & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & FAH \\
\hline \multirow[t]{2}{*}{Flag} & 11 & 10 & U & D & N & V & C & Z & \\
\hline & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Mode
Src: Register direct
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{IX} & \multirow[b]{2}{*}{SP} & \multirow[b]{2}{*}{IX} & \multirow[b]{2}{*}{SP} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 3521 H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

LD IY, SP \(|||||||||||||||||||\mid\) Load SP into IY reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad\) IY \(\leftarrow\) SP
Loads the content of the stack pointer (SP) into the IY register.
Code
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline MSB & & & & & \multicolumn{4}{|c|}{LSB} \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & CFH \\
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & FEH \\
\hline
\end{tabular}

Flag

Mode

Example

Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow{2}{*}{Y} & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{Y} & \multirow{2}{*}{S P} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 3521H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD SP, rp ||||||||||||||||||||| Load rp reg. into SP |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

\section*{Function \(\quad \mathbf{S P} \leftarrow \mathbf{r p}\)}

Loads the content of the rp register (BA/HL/
IX/IY) into the stack pointer (SP).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
CFH \\
\hline 1 & 1 & 1 & 1 & 0 & 0 & rp & FOH-F3H*
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ rp } & Mnemonic & Code \\
\hline BA & 00 & LD SP, BA & FOH \\
HL & 01 & LD SP, HL & F1H \\
IX & 10 & LD SP, IX & F2H \\
IY & 11 & LD SP, IY & F3H \\
\hline
\end{tabular}

Mode

Example
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{rp} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 3521 H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

LD [hhll], rp |||||||||||||| Load rp reg. into location [hhll] ||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Function \(\quad[\mathrm{hh} l \mathrm{l}] \leftarrow \mathrm{rp}(\mathrm{L}),[\mathrm{hh} l \mathrm{l}+1] \leftarrow \mathrm{rp}(\mathrm{H})\)
Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address hh \(l l\) of the data memory and stores the upper byte in the following address hh \(l l+1\).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{MSB} & \multicolumn{5}{|c|}{LSB} \\
\hline & 1 & 0 & 1 & 1 & \(1{ }^{1}\) & rp & |BCH-BFH* \\
\hline \multirow{7}{*}{*} & \multicolumn{6}{|c|}{\(l\) l} & \(1 l\) \\
\hline & \multicolumn{6}{|c|}{h ' h} & ]hh \\
\hline & & p & & Mnem & monic & Code & \\
\hline & BA & 00 & & [hh & hll], BA & BCH & \\
\hline & HL & 01 & & D [hh & hll], HL & BDH & \\
\hline & IX & 10 & & D [hh & hll], IX & BEH & \\
\hline & Y & 11 & & D [hh & hll], IY & BFH & \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: Register direct Dst: 16-bit absolute

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{ Result } \\
\hline \multirow{2}{*}{rp} & \multirow{2}{*}[\mathrm{hhl}l]{} & {\([\mathrm{hh} l \mathrm{l}+1]\)} & rp & \multicolumn{3}{|c|}{SC} \\
\cline { 5 - 8 } & & & N & V & C & Z \\
\hline E964H & 64 H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [hhll], SP ||||||||||||| Load SP into location [hhll] |||||||||||||||||||||||||||||||||||||||||||||||||||||||| 6 cycles |||}

Function \([\mathrm{hh} l l] \leftarrow \mathrm{SP}(\mathrm{L}),[\mathrm{hh} l l+1] \leftarrow \mathrm{SP}(\mathrm{H})\)
Stores the lower byte of the stack pointer (SP) in the address hh \(l l\) of the data memory and stores the upper byte in the following address hh \(l l+1\).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}


Mode Src: Register direct Dst: 16-bit absolute

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{ Result } \\
\hline \multirow{2}{*}{ S P } & [hhll] & {\([\mathrm{hh} l l+1]\)} & \multirow{2}{*|}{ SP } & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & & N & V & C & Z \\
\hline E964H & 64 H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [HL], rp ||||||||||||||||| Load rp reg. into location [HL] ||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Function \([\mathrm{HL}] \leftarrow \mathbf{r p}(\mathrm{L}),[\mathrm{HL}+1] \leftarrow \mathbf{r p}(\mathrm{H})\)
Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the HL register and stores the upper byte in the following address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Src: Register direct
Dst: Register indirect

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & \multirow{2}{*|}[\mathrm{HL}]{} & {\([H L+1]\)} & \(r p\) & \multicolumn{3}{|c|}{\(S C\)} \\
\cline { 5 - 8 } & & & & \(N\) & V & \(C\) & \(Z\) \\
\hline E964H & \(64 H\) & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}


\section*{LD [|X], rp ||||||||||||||||||| Load rp reg. into location [IX] ||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles}

Hunction \([I X] \leftarrow \mathrm{rp}(\mathrm{L}),[\mathrm{IX}+1] \leftarrow \mathrm{rp}(\mathrm{H})\)
Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the IX register and stores the upper byte in the following address.
The content of the XP register becomes the page address of the data memory (MODEL2/3).

Mode Src: Register direct Dst: Register indirect

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{ Result } \\
\hline \multirow{2}{*}{ rp } & \multirow{2}{*}[IX]{} & \multirow{2}{*}[IX+1]{} & rp & \multicolumn{3}{|c|}{ SC } \\
\cline { 5 - 8 } & & & \(N\) & \(V\) & \(C\) & \(Z\) \\
\hline E964H & \(64 H\) & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{1}{|c|}{\(r p\)} & Mnemonic & Code \\
\hline BA & 00 & LD [IX], BA & D4H \\
HL & 01 & LD [IX], HL & D5H \\
IX & 10 & LD [IX], IX & D6H \\
IY & 11 & LD [IX], IY & D7H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

LD [IY], rp ||||||||||||||||||| Load rp reg. into location [IY] ||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Function \(\quad[\mathrm{IY}] \leftarrow \mathrm{rp}(\mathrm{L}),[\mathrm{Y}+1] \leftarrow \mathrm{rp}(\mathrm{H})\)
Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the content of the IY register and stores the upper byte in the following address.
The content of the YP register becomes the page address of the data memory (MODEL2/3).

Mode Src: Register direct
Dst: Register indirect

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{ Result } \\
\hline \multirow{2}{*}{rp} & \multirow{2}{*}[\mathrm{Y}]{} & \multirow{2}{*}[\mathrm{Y}+1]{} & rp & \multicolumn{3}{|c|}{SC} \\
\cline { 5 - 8 } & & & N & V & C & Z \\
\hline E964H & 64 H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

Code

*
\begin{tabular}{|c|c|c|c|}
\hline rp & Mnemonic & Code \\
\hline BA & 00 & LD [IY], BA & DCH \\
\(H L\) & 01 & LD [IY], HL & DDH \\
IX & 10 & LD [IY], IX & DEH \\
IY & 11 & LD [IY], IY & DFH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{LD [SP+dd], rp |||||||| Load rp reg. into location [SP + dd] ||||||||||||||||||||||||||||||||||||||||| 6 cycles |||}

Function \(\quad[\mathrm{SP}+\mathrm{dd}] \leftarrow \mathbf{r p}(\mathrm{L}),[\mathrm{SP}+\mathrm{dd}+1] \leftarrow \mathbf{r p}(\mathrm{H})\) Stores the lower byte of the rp register (BA/ HL/IX/IY) in the address of the data memory that has been specified by the sum of the content of the SP and the displacement dd, and stores the upper byte in the following address.
The displacement dd is handled as signed data and the range is -128 to 127 .
Code
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{MSB} & \multicolumn{4}{|c|}{LSB} \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & CFH \\
\hline 0 & 1 & 1 & 1 & 0 & 1 & & & 74H-77H* \\
\hline & & & d & d & & & & dd \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ rp } & Mnemonic & Code \\
\hline BA & 00 & LD [SP], BA & 74 H \\
HL & 01 & LD [SP], HL & 75 H \\
XX & 10 & LD [SP], IX & 76 H \\
Y & 11 & LD [SP], IY & 77 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode
Src: Register direct
Dst: Register indirect with displacement

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{7}{|c|}{Result} \\
\hline \multirow{2}{*}{rp} & \multirow{2}{*}{[SP+dd]} & \multirow{2}{*}{[SP+dd+1]} & \multirow[b]{2}{*}{rp} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline E964H & 64H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{}

Function \(\quad \mathbf{r p} \leftarrow \mathbf{m m n n}\)
Loads the 16-bit immediate data mmnn into the rp register (BA/HL/IX/IY).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Mode
Example} & \multicolumn{8}{|l|}{\begin{tabular}{l}
Src: Immediate data \\
Dst: Register direct
\end{tabular}} \\
\hline & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{mmnn} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 3521 H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

LD SP, \#mmnn |||||||| Load immediate data mmnn into SP |||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\mathbf{S P} \leftarrow \mathbf{m m n n}\)
Loads the 16-bit immediate data mmnn into the stack pointer (SP).

Code
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{MSB LSB} & \multicolumn{2}{|l|}{LSB} \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & CFH \\
\hline 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 6EH \\
\hline \multicolumn{9}{|c|}{n n} \\
\hline \multicolumn{9}{|r|}{m m ¢ \({ }^{\text {¢ }}\) mm} \\
\hline
\end{tabular}

Flag

Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{6}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{mmnn} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 3521 H & E964H & E964H & E964H & - & - & - & - \\
\hline
\end{tabular}

LD rp, [hhll] |||||||||||||| Load location [hhll] into rp reg. |||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Function \(\quad \mathrm{rp}(\mathrm{L}) \leftarrow[\mathrm{hh} l \mathrm{l}], \mathrm{rp}(\mathrm{H}) \leftarrow[\mathrm{hh} l l+1]\)
Loads the content of the data memory that has been address specified by the 16 -bit immediate data hh \(l l\) into the rp register (BA/ HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular} \begin{tabular}{l|l|l|l|l|l|l|}
\hline- & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Src: 16-bit absolute

Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{[hhll]} & \multirow[b]{2}{*}{[hhll l ]]} & \multirow[b]{2}{*}{rp} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline 3521H & 64H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD SP, [hhll] ||||||||||||| Load location [hhll] into SP |||||||||||||||||||||||||||||||||||||||||||||||||||| 6 cycles |||}

Function \(\quad \mathbf{S P}(\mathrm{L}) \leftarrow[\mathrm{hh} l l], \mathrm{SP}(\mathrm{H}) \leftarrow[\mathrm{hh} l l+1]\)
Loads the content of the data memory that has been address specified by the 16 -bit immediate data hh \(l l\) into the stack pointer ( SP ) as the lower byte and loads the content of the following address as the upper byte. The content of the EP register becomes the page address of the data memory (MODEL2/3).


Code

Flag


Mode Src: 16-bit absolute
Dst: Register direct
Example

\section*{LD rp, [HL] |||||||||||||||| Load location [HL] into rp reg. |||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Function \(\quad \mathrm{rp}(\mathrm{L}) \leftarrow[\mathrm{HL}], \mathrm{rp}(\mathrm{H}) \leftarrow[\mathrm{HL}+1]\)
Loads the content of the data memory that has been address specified by the HL register into the rp register ( \(\mathrm{BA} / \mathrm{HL} / \mathrm{IX} / \mathrm{IY}\) ) as the lower byte and loads the content of the following address as the upper byte.
The content of the EP register becomes the
\begin{tabular}{ll} 
Mode & \begin{tabular}{l} 
Src: Register indirect \\
\\
\\
Dst: Register direct
\end{tabular}
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{c|}{ Result } \\
\cline { 2 - 10 } & \multicolumn{2}{|c|}{\(r p\)} & {\([H L]\)} & {\([H L+1]\)} & \(r p\) & \multicolumn{3}{|c|}{ S C } \\
\cline { 4 - 9 } & & & & & N & V & C \\
\hline
\end{tabular} page address of the data memory (MODEL2/3).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

LD rp, [|X] ||||||||||||||||||| Load location [IX] into rp reg. ||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Function \(\quad \operatorname{rp}(\mathrm{L}) \leftarrow[I X], \operatorname{rp}(\mathrm{H}) \leftarrow[I X+1]\)
Loads the content of the data memory that has been address specified by the IX register into the rp register ( \(\mathrm{BA} / \mathrm{HL} / \mathrm{IX} / \mathrm{IY}\) ) as the lower byte and loads the content of the following address as the upper byte.
The content of the XP register becomes the page address of the data memory (MODEL2/3).


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & Src: Regis Dst: Re & \begin{tabular}{l}
ister \\
gister
\end{tabular} & indirect direct & & & & & \\
\hline Example & & V Val & & & & sul & & \\
\hline & & & & & & & & \\
\hline & rp & [IX] & \([1 X+1]\) & rp & N & V & C & Z \\
\hline & 3521H & 64H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

Dst: Register direct

\section*{LD rp, [|Y] |||||||||||||||||| Load location [IY] into rp reg. |||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Function \(\quad \operatorname{rp}(\mathrm{L}) \leftarrow[\mathrm{IY}], \operatorname{rp}(\mathrm{H}) \leftarrow[\mathrm{IY}+1]\)
Loads the content of the data memory that has been address specified by the IY register into the rp register ( \(\mathrm{BA} / \mathrm{HL} / \mathrm{IX} / \mathrm{IY}\) ) as the lower byte and loads the content of the following address as the upper byte.
The content of the YP register becomes the page address of the data memory (MODEL2/3).


Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Mode & \begin{tabular}{l}
Src: Re \\
Dst: Re
\end{tabular} & \begin{tabular}{l}
ister \\
gister
\end{tabular} & indirect irect & & & & & \\
\hline Example & & V Val & & & & sul & & \\
\hline & & [IY] & [ \(1 \mathrm{Y}+1]\) & & & & & \\
\hline & r & [IV] & \([1 \mathrm{~F}+1]\) & rp & N & V & C & Z \\
\hline & 3521H & 64H & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{LD rp, [SP+dd] |||||||| Load location [SP + dd] into rp reg. |||||||||||||||||||||||||||||||||||||||| 6 cycles |||}

Function \(\quad \mathbf{r p}(\mathrm{L}) \leftarrow[\mathrm{SP}+\mathrm{dd}], \mathrm{rp}(\mathrm{H}) \leftarrow[\mathrm{SP}+\mathrm{dd}+1]\)
Loads the content of the data memory that has been address specified by the sum of the content of the SP and the displacement dd into the rp register ( \(\mathrm{BA} / \mathrm{HL} / \mathrm{IX} / \mathrm{IY}\) ) as the lower byte and loads the content of the following address as the upper byte.
The displacement dd is handled as signed data and the range is -128 to 127 .

Code

*
\begin{tabular}{|c|c|c|c|}
\hline & p & Mnemonic & Code \\
\hline BA & 00 & LD BA, [SP+dd] & 70H \\
\hline HL & 01 & LD HL, [SP+dd] & 71H \\
\hline IX & 10 & LD IX, [SP & 72H \\
\hline Y & 11 & LD IY, [SP+dd] & 73H \\
\hline
\end{tabular}

Flag


Mode
Src: Register indirect with displacement Dst: Register direct

\section*{Example}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r p\)} & {\([S P+d d]\)} & {\([S P+d d+1]\)} & \multirow{2}{*}{\(r\)} & \multicolumn{3}{c|}{\(S C\)} \\
\cline { 4 - 8 } & & & N & V & C & \(Z\) \\
\hline \(3521 H\) & \(64 H\) & E9H & E964H & - & - & - & - \\
\hline
\end{tabular}

\section*{}

\section*{Function \(H L \leftarrow L\) * \(A\)}

Multiplies the content of the L register by the content of the A register and stores the result in the HL register.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{7}{|l|}{Implide (Register direct)} \\
\hline \multirow[t]{7}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{L} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{HL} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 00H & 64H & 0000H & 0 & 0 & 0 & 1 \\
\hline & 64H & 58H & 2260H & 0 & 0 & 0 & 0 \\
\hline & A5H & 93H & 5EBFH & 0 & 0 & 0 & 0 \\
\hline & C8H & A5H & 80E8H & 1 & 0 & 0 & 0 \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODELO/2.

NEG
r |||||||||||||||||||||||||||||||| Negate r reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||



Mode Register direct
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & Set Value & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[t]{2}{*}{r} & \multirow[b]{2}{*}{\(r\)} & \multicolumn{4}{|c|}{SC} \\
\hline & & & N & V & C & Z \\
\hline \multirow[t]{4}{*}{- \(D=0, U=0\)} & 57H & A9H & 1 & 0 & 1 & 0 \\
\hline & 00H & 00H & 0 & 0 & 0 & 1 \\
\hline & 2BH & D5H & 1 & 0 & 1 & 0 \\
\hline & 80H & 80H & 1 & 1 & 1 & 0 \\
\hline - \(D=1, U=0\) & 57 & 43 & 0 & 0 & 1 & 0 \\
\hline - \(D=1, U=1\) & 57 & 03 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

NEG [BR:Il] |||||||||||||||| Negate location [BR:Il] |||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode 8-bit absolute
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{ [BR:ll] } & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{SC} \\
\cline { 3 - 7 } & - \(D=0, U=0\) & 57 H & A 9 H & 1 & 0 & 1 \\
\hline
\end{tabular}

\section*{NEG [HL] ||||||||||||||||||||||| Negate location [HL]}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{6}{|l|}{Register indirect} \\
\hline \multirow[t]{3}{*}{Example} & Set Value & & esut & & & \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & N & V & C & Z \\
\hline \multirow[t]{4}{*}{- \(D=0, U=0\)} & 57H & A9H & 1 & 0 & 1 & 0 \\
\hline & 00H & 00H & 0 & 0 & 0 & 1 \\
\hline & 2BH & D5H & 1 & 0 & 1 & 0 \\
\hline & 80H & 80H & 1 & 1 & 1 & 0 \\
\hline - \(D=1, U=0\) & 57 & 43 & 0 & 0 & 1 & 0 \\
\hline - \(D=1, U=1\) & 57 & 03 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{}

\section*{Function No Operation}

Expends 2 cycles without doing an operation that otherwise exerts an affect. The program counter (PC) is incremented ( +1 ).

Code

Flag

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}


Function
\(A \leftarrow A \vee r\)
Takes a logical sum of the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B}\) ) and the content of the A register and stores the result in the A register.

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l}
\hline 0 & 0 & 1 & 0 & 1 & 0 & 0 & r & \(28 \mathrm{H} / 29 \mathrm{H} *\)
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 0 & OR A, A & 28 H \\
B & 1 & OR A, B & 29 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(A\)} & \(B\) & \multirow{2}{*}{\(A\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & \(N\) & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C 7 H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR A, \#nn |||||||||||||||||| Logical OR of immediate data nn and A reg. ||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad A \leftarrow A \vee n n\)
Takes a logical sum of the 8-bit immediate data nn and the content of the A register and stores the result in the A register.

Code


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 32 H & 6CH & 7EH & 0 & - & - & 0 \\
\hline & 86H & 41H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

OR A, [BR:Il] ||||||||||||| Logical OR of location [BR:ll] and A reg. |||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad A \leftarrow A \vee[B R: l l]\)
Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: 8-bit absolute
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 32H & 6CH & 7EH & 0 & - & - & 0 \\
\hline & 86H & 41H & C 7 H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR A, [hhll] ||||||||||||||| Logical OR of location [hhll] and A reg. ||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \vee[\mathrm{hh} l l]\)
Takes a logical sum of the content of the data memory that has been address specified by the 16 -bit absolute address hhll and the content of the A register and stores the result in the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: 16-bit absolute
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{A} & \multirow{2}{*}[\mathrm{hh}ll]{} & \multirow{2}{*}{A} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR A, [HL] ||||||||||||||||| Logical OR of location [HL] and A reg. ||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad A \leftarrow A \vee[H L]\)
Takes a logical sum of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
\[
\begin{aligned}
& \text { MSB } \\
& \begin{array}{|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & \text { LSB } \\
\hline
\end{array}
\end{aligned}
\]

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & \(U\) & \(D\) & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{Mode Src: Register indirect \\ Dst: Register direct}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 32 H & 6CH & 7EH & 0 & - & - & 0 \\
\hline & 86H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{OR A, [ir] |||||||||||||||||||| Logical OR of location [ir reg.] and A reg. ||||||||||||||||||||||||||||| 2 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \vee[i r]\)
Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

\section*{Code}


Flag \(\quad\)\begin{tabular}{c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & {\([l r]\)} & \multirow{2}{*}{ A } & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{OR A, [ir+dd] ||||||||||| Logical or of location [ir reg. + dd] and A reg. ||||||||||||||||||||| 4 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \vee\) [ir+dd]
Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode
Src: Register indirect with displacement Dst: Register direct

Example


Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \vee[\mathrm{ir}+\mathrm{L}]\)
Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
The content of the L register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


Flag


Mode Src: Register indirect with index register Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multicolumn{2}{|c|}{ A } & {\([1 r+\mathrm{L}]\)} & \multirow{2}{*}{ A } & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 8 } & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR B, \#nn ||||||||||||||||||||| Logical OR of immediate data nn and B reg. |||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad \mathbf{B} \leftarrow \mathbf{B} \vee \mathrm{nn}\)
Takes a logical sum of the 8 -bit immediate data nn and the content of the B register and stores the result in the B register.
Code


Flag


Mode

Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ B } & \multirow{2}{*}{ nn } & B & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 8 } & & & N & V & C \\
\hline
\end{tabular}

OR L, \#nn ||||||||||||||||||||| Logical OR of immediate data nn and L reg. |||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\mathbf{L} \leftarrow \mathbf{L} \vee \mathbf{n n}\)
Takes a logical sum of the 8 -bit immediate data \(n\) and the content of the L register and stores the result in the L register.
Code


Flag


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[t]{2}{*}{L} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{L} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 32H & 6 CH & 7 EH & 0 & - & - & 0 \\
\hline & 86H & 41H & C7\% & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{OR H, \#nn ||||||||||||||||||| Logical OR of immediate data nn and H reg. ||||||||||||||||||||||||||||| 3 cycles |||}
Function \(\quad \mathbf{H} \leftarrow \mathbf{H} \vee \mathbf{n n}\)
Takes a logical sum of the 8 -bit immediate data nn and the content of the H register and stores the result in the H register.
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}


Mode Src: Immediate data
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline H & \multirow{2}{*}{\(n\)} & \multirow{2}{*}{H} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & \(N\) & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{OR SC, \#nn ||||||||||||||| Logical OR of immediate data nn and SC ||||||||||||||||||||||||||||||||||| 3 cycles |||}

\section*{Function \(\quad \mathbf{S C} \leftarrow \mathbf{S C} \vee \mathbf{n n}\)}

Takes a logical sum of the 8 -bit immediate data \(n n\) and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).
Code


Mode Src: Immediate data
Dst: Register direct
Example


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline\(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) & \(\uparrow\) \\
\hline
\end{tabular}

OR [BR:Il], \#nn ||||||| Logical OR of immediate data nn and location [BR:Il] ||||||||||||| 5 cycles |||

Function \([B R: l l] \leftarrow[B R: l l] \vee n n\)
Takes a logical sum of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

Mode Src: Immediate data
Dst: 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{BR}: l l]\) & \multirow{2}{*}{nn} & {\([\mathrm{BR}: l l]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C 7 H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR [HL], \(\boldsymbol{A}\) |||||||||||||||||| Logical OR of A reg. and location [HL] ||||||||||||||||||||||||||||||||| 4 cycles |||

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee \mathrm{A}\)
Takes a logical sum of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 2 CH \\
\hline \hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode \(\quad\) Src: Register direct
Dst: Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & {\([\mathrm{HL}]\)} & \(A\) & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{3}{|c|}{ S C } \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C7H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR [HL], \#nn ||||||||||||| Logical OR of immediate data nn and location [HL] ||||||||||||||||| 5 cycles |||

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee \mathbf{n n}\)
Takes a logical sum of the 8 -bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag


Mode Src: Immediate data
Dst: Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & {\([\mathrm{HL}]\)} & \multirow{2}{*}{nn} & {\([\mathrm{HL}]\)} & \multicolumn{3}{c|}{SC} \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C 7 H & 1 & - & - & 0 \\
\hline
\end{tabular}

OR [HL], [ir] ||||||||||||||| Logical OR of location [ir reg.] to location [HL] ||||||||||||||||||||| 5 cycles |||

\section*{Function}
\([\mathrm{HL}] \leftarrow[\mathrm{HL}] \vee[\mathrm{ir}]\)
Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].
The content of the EP register becomes the page address of the data memory \([\mathrm{HL}]\) and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).


Mode

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & {\([\mathrm{ir}]\)} & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{4}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 32 H & 6 CH & 7 EH & 0 & - & - & 0 \\
86 H & 41 H & C 7 H & 1 & - & - & 0 \\
\hline
\end{tabular}



Packs the content of the BA register and stores it in the A register. The upper 4 bits of the A register are substituted for the content of the lower 4 bits of the \(B\) register.

Mode Implide (Register direct)
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{6}{|c|}{ Result } \\
\hline \multirow{2}{*}{ BA } & \multirow{2}{*}{ A } & \multirow{2}{*}{ B } & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 38 C 4 H & 84 H & 38 H & - & - & - & - \\
\hline
\end{tabular}

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\
DEH
\end{tabular}
Flag



Function \(\quad \mathbf{r} \leftarrow\) [SP], \(S P \leftarrow S P+1\)
Loads the content of the address indicated by the stack pointer ( SP ) into the r register ( \(\mathrm{A} / \mathrm{B} /\) \(\mathrm{L} / \mathrm{H})\) and increments \((+1)\) the SP.

Code


Flag


Mode Register direct
Example Executes "POP A"


\section*{}

Function \(\quad \mathrm{rp}(\mathrm{L}) \leftarrow[\mathrm{SP}], \mathrm{rp}(\mathrm{H}) \leftarrow[\mathrm{SP}+1]\),

\section*{\(S P \leftarrow S P+2\)}

Loads the content of the 2 bytes from the address indicated by the stack pointer (SP) in the sequence of the lower byte, then the upper byte of the rp register (BA/HL/IX/IY) and adds 2 to the SP.

Code

*
\begin{tabular}{|c|c|cc|c|}
\hline \multicolumn{1}{|c|}{\(r p\)} & Mnemonic & Code \\
\hline BA & 00 & POP BA & A8H \\
HL & 01 & POP HL & A9H \\
IX & 10 & POP IX & AAH \\
Y & 11 & POP IY & ABH \\
\hline
\end{tabular}

Flag


Mode Register direct
Example Executes "POP BA"
\begin{tabular}{|c|c|c|c|}
\hline & \(B\) & \(A\) & SP \\
\hline Before execution & 67 H & 05 H & FFFEH \\
\hline & & & \\
\hline After execution & 23 H & 5 AH & 0000 H \\
\hline
\end{tabular}\(\quad\)\begin{tabular}{cc} 
\\
\hline
\end{tabular}


Function \(\quad \mathrm{BR} \leftarrow[\mathrm{SP}], \mathrm{SP} \leftarrow \mathrm{SP}+1\)
Loads the content of the address indicated by the stack pointer (SP) into the BR register and increments \((+1)\) the SP.


Mode Register direct

\section*{Example}


POP EP \(||||||||||||||||||||||||\mid\) Pop top of stack into EP reg. |||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\mathrm{EP} \leftarrow[\mathrm{SP}], \mathrm{SP} \leftarrow \mathrm{SP}+1\)
Loads the content of the address indicated by the stack pointer (SP) into the EP register and increments ( +1 ) the SP.


Mode Register direct
Example


Note This instruction cannot be used in the MODEL0/1.


Function \(\mathrm{YP} \leftarrow[\mathrm{SP}], \mathrm{XP} \leftarrow[\mathrm{SP}+1], \mathrm{SP} \leftarrow \mathrm{SP}+2\) Loads the content of the 2 bytes from the address indicated by the stack pointer (SP) sequentially into the YP register and XP register and adds 2 to the SP.
Code


Flag

Mode Register direct
Example Executes "POP IP"


Note This instruction cannot be used in the MODEL0/1.


Function \(\quad \mathrm{SC} \leftarrow[\mathrm{SP}], \mathrm{SP} \leftarrow \mathrm{SP}+1\)
Sets the content of the address indicated by the stack pointer (SP) to the system condition flag (SC) and increments (+1) the SP.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline\(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode \(\quad\) Register direct
Example


\section*{POP ALE \(|||||||||||||||||||||\mid\) Pop all registers including expand registers |||||||||||||||||||||||||| 14 cycles |||}
\(\begin{aligned} \text { Function } & \text { POP IP, EP, BR, IY, IX, HL, BA } \\ & \text { Pops the content of the address indicated by }\end{aligned}\) the stack pointer (SP) in the sequence of IP (XP/YP), EP, BR, IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the "PUSH ALE" instruction. 12, which corresponds to the number of bytes that have been popped, is added to the SP.


Mode Implide (Register direct)
Example In case of \(\mathrm{SP}=\mathrm{FFF} 4 \mathrm{H}\), when "POP ALE" is executed, the content of the stack as shown in the below figure returns to the respective register and becomes \(\mathrm{SP}=0000 \mathrm{H}\).
\begin{tabular}{|c|c|c|c|}
\hline 00 FFFAH & IX(L) & 00FFF4H & YP \\
\hline 00 FFFBH & IX(H) & 00FFF5 5 & XP \\
\hline 00 FFFCH & L & 00FFF6 6 & EP \\
\hline 00 FFFDH & H & 00FFF7H & BR \\
\hline 00 FFFEH & A & 00FFF8 8 & IY(L) \\
\hline 00 FFFFH & B & 00FFF9 9 & IY(H) \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODEL0/1.

\section*{}

\section*{Function POP BR, IY, IX, HL, BA}

Pops the content of the address indicated by the stack pointer ( SP ) in the sequence of BR , IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the "PUSH ALL" instruction. 9, which corresponds to the number of bytes that have been popped, is added to the SP.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline\(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Implide (Register direct)
Example In case of \(\mathrm{SP}=\mathrm{FFF} 7 \mathrm{H}\), when "POP ALL" is executed, the content of the stack as shown in the below figure returns to the respective register and becomes \(\mathrm{SP}=0000 \mathrm{H}\).
\begin{tabular}{|c|c|c|c|}
\hline 00 FFFCH & L & 00FFF7H & BR \\
\hline 00 FFFDH & H & 00FFF8H & IY(L) \\
\hline 00 FFFEH & A & 00FFF9 9 & IY(H) \\
\hline 00 FFFFH & B & 00FFFAH & IX(L) \\
\hline & & 00FFFBH & IX(H) \\
\hline
\end{tabular}

\section*{PUSH r|||||||||||||||||||||||||||||| Push r reg. onto stack |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

Function \([\mathbf{S P}-1] \leftarrow \mathbf{r}, \mathbf{S P} \leftarrow \mathbf{S P}-1\)
Stores the content of the r register ( \(\mathrm{A} / \mathrm{B} / \mathrm{L} / \mathrm{H}\) ) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).
The SP is decremented ( -1 ).
Code

* \begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{} & Mnemonic \\
\hline A & 00 & PUSH A \\
B & 01 & BOH \\
L & 10 & PUSH B \\
H & B1H \\
H & 11 & PUSH H \\
\hline
\end{tabular}} & B2H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I 1 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Register direct
Example Executes "PUSH A"


\section*{}

Function
\([\mathrm{SP}-1] \leftarrow \mathrm{rp}(\mathrm{L}),[\mathrm{SP}-2] \leftarrow \mathrm{rp}(\mathrm{H})\), SP \(\leftarrow\) SP - 2
Stores the content of the rp register (BA/HL/ IX/IY) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP) and in the one preceding address in the sequence of the upper byte, then the lower byte.
2 is subtracted from the SP.


Mode Register direct
Example Executes "PUSH BA"


\section*{}


PUSH EP \({ }_{\||\|||||||||||||||||||~ P u s h ~ E P ~ r e g . ~ o n t o ~ s t a c k ~|||||||||||||||||||| || || || || || || || || || || || || || || || || || | \mid ~} 3\) cycles

Hunction \([\mathrm{SP}-1] \leftarrow \mathrm{EP}, \mathrm{SP} \leftarrow \mathrm{SP}-1\)
Stores the content of the EP register in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).
The SP is decremented (-1).
Code


Flag

Mode Register direct

\section*{Example}


Note This instruction cannot be used in the MODEL0/1.

PUSH IP \(|||||||||||||||||||||||\mid\) Push IP reg. onto stack |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Function & &  &  &  &  & er &  & & \\
\hline Code & MS & & & & & & & LS & \\
\hline & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & \\
\hline Flag & 11 & 10 & U & D & N & V & C & Z & \\
\hline & - & - & - & - & - & - & - & - & \\
\hline
\end{tabular}

Mode Register direct
Example Executes "PUSH IP"


Note This instruction cannot be used in the MODEL0/1.

\section*{PUSH SC \(|||||||||||||||||||||\mid\) Push SC onto stack |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}


\section*{PUSH ALE \(|||||||||||||||||||~ P u s h ~ a l l ~ r e g i s t e r s ~ i n c l u d i n g ~ e x p a n d ~ r e g i s t e r s ~||||||||||||||||||||||||||~ 15 ~ c y c l e s ~||| ~\)}

Function PUSH BA, HL, IX, IY, BR, EP, IP Pushes the content of the registers in the sequence of BA, HL, IX, IY, BR, EP and IP (XP/YP) from the address indicated by the stack pointer (SP) toward the lower address. 12 , which corresponds to the number of bytes pushed, is subtracted from the SP. Evacuates the registers for MODEL2/3 use.


Mode Implide (Register direct)
Example In case of \(\mathrm{SP}=0000 \mathrm{H}\), when "PUSH ALE" is executed, the registers are stacked as shown in the below figure and becomes \(\mathrm{SP}=\) FFF4H.
\begin{tabular}{|c|c|c|c|}
\hline OOFFFAH & IX(L) & 00FFF4H & YP \\
\hline 00 FFFBH & IX(H) & 00FFF5 5 & XP \\
\hline 00 FFFCH & L & 00FFF6H & EP \\
\hline 00 FFFDH & H & 00FFF7H & BR \\
\hline 00 FFFEH & A & 00FFF8 \({ }^{\text {H }}\) & IY(L) \\
\hline 00 FFFFH & B & 00FFF9 9 H & IY(H) \\
\hline
\end{tabular}

Note This instruction cannot be used in the MODEL0/1.

\section*{PUSH ALL ||||||||||||||||||| Push all registers ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 12 cycles |||}

\section*{Function PUSH BA, HL, IX, IY, BR}

Pushes the content of the registers in the sequence of BA, HL, IX, IY and BR from the address indicated by the stack pointer (SP) toward the lower address. 9 , which corresponds to the number of bytes pushed, is subtracted from the SP.
Evacuates the registers for MODEL0/1 use.

\section*{Code}


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Implide (Register direct)
Example In case of \(\mathrm{SP}=0000 \mathrm{H}\), when "PUSH ALL" is executed, the registers are stacked as shown in the below figure and becomes \(\mathrm{SP}=\) FFF7H.
\begin{tabular}{l|l|} 
& \\
\cline { 2 - 2 } 0 & \(L\) \\
\(00 F F F C H\) & \(L\) \\
\(00 F F F D H\) & \(H\) \\
\(00 F F F E H\) & \(A\) \\
\(00 F F F F H\) & \(B\) \\
\cline { 2 - 3 } &
\end{tabular}
\begin{tabular}{|c|c|}
\hline 00FFF7H & BR \\
\hline 00FFF8H & IY(L) \\
\hline 00FFF9H & IY(H) \\
\hline 00FFFAH & IX(L) \\
\hline 00 FFFBH & IX(H) \\
\hline
\end{tabular}

\section*{RET}

Function <MODEL0/1, MODEL2/3-minimum> \(\mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{SP}+1], \mathrm{SP} \leftarrow \mathrm{SP}+2\)
<MODEL2/3-maximum> \(\mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{SP}+1]\), \(\mathrm{CB} \leftarrow[\mathrm{SP}+2], \mathrm{NB} \leftarrow \mathrm{CB}, \mathrm{SP} \leftarrow \mathrm{SP}+3\)

Loads the 2 bytes from the address indicated by the stack pointer (SP) in the sequence of the lower byte then the upper byte of the program counter (PC), then returns from the subroutine.
In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB.
The returned number of bytes (minimum mode: 2 bytes, maximum mode: 3 bytes) are added to the SP.

Code

Flag

Example In the maximum mode of the MODEL2/3, it executes the "RET" instruction in the physical address 013100 H .


In the above example it returns to the physical address 009003 H .
Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.
There are no NB and CB in the MODEL0/1.
Note Use the following "RETE" instruction to return from an exception processing routine.

RETE \(||||||||||||||||||||||||||||||||\mid\) Return from exception processing routine ||||||||||||||| 4 (MIN)/5(MAX) cycles |||

\section*{Function \\ <MODEL0/1, MODEL2/3-minimum> \(\mathrm{SC} \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}+1]\), \(\mathbf{P C}(\mathrm{H}) \leftarrow[\mathrm{SP}+2], \mathrm{SP} \leftarrow \mathrm{SP}+3\) \\ <MODEL2/3-maximum> \\ \(\mathrm{SC} \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}+1]\), \\ \(\mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{SP}+2], \mathrm{CB} \leftarrow[\mathrm{SP}+3], \mathrm{NB} \leftarrow \mathrm{CB}\), \(\mathbf{S P} \leftarrow \mathbf{S P}+4\)}

Loads the 3 bytes from the address indicated by the stack pointer (SP) in the sequence of the system condition flag (SC) then the lower byte and the upper byte of the program counter (PC), then returns from the subroutine.
In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB.
The returned number of bytes (minimum mode: 3 bytes, maximum mode: 4 bytes) are added to the SP.

\section*{Code}

Flag

Example In the maximum mode of the MODEL2/3, it executes the "RETE" instruction in the physical address 013100 H .


In the above example it returns to the physical address 009003 H .
Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.
There are no NB and CB in the MODEL0/1.

RETS ||||||||||||||||||||||||||||||||| Return from subroutine then skip 2 bytes |||||||||||||||| 5(MIN)/6(MAX) cycles |||

Function <MODEL0/1, MODEL2/3-minimum> \(\mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{SP}+1], \mathrm{SP} \leftarrow \mathrm{SP}+2\), \(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
<MODEL2/3-maximum> \(\mathrm{PC}(\mathrm{L}) \leftarrow[\mathrm{SP}], \mathrm{PC}(\mathrm{H}) \leftarrow[\mathrm{SP}+1]\), \(\mathrm{CB} \leftarrow[\mathrm{SP}+2], \mathrm{NB} \leftarrow \mathrm{CB}, \mathrm{SP} \leftarrow \mathrm{SP}+3\), \(\mathrm{PC} \leftarrow \mathrm{PC}+2\)

Skips the 2-byte instruction of the returned address, following execution of the "RET" instruction.

Code


Flag \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Example In the maximum mode of the MODEL2/3, it executes the "RETS" instruction in the physical address 013100 H .
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & NB & CB & PC(logical addr.) & SP & Stack & \multirow[b]{3}{*}{00FFFDH} \\
\hline Before execution & 02H & 02H & B100H & FFFDH & Stack & \\
\hline & & & +2 & & & \\
\hline After execution & 01H & 01H & 9005H & 0000H & 90H(PC(H) & O0FFFEH \\
\hline After execuion & & 01H & 9005H & 000 H & 01H(CB) & 00FFFFFH \\
\hline
\end{tabular}

In the above example it returns to the physical address 009005 H .
Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.
There are no NB and CB in the MODEL0/1.


Rotates the content of the \(r\) register \((\mathrm{A} / \mathrm{B})\) the equivalent of 1 bit to the left, including the carry (C). The content of the carry (C) moves to bit 0 of the register and bit 7 of the register moves to the carry (C).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{7}{|l|}{Register direct} \\
\hline \multirow[t]{6}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{r} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{\(r\)} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 83H & 0 & 06H & 0 & - & 1 & 0 \\
\hline & 4CH & 0 & 98H & 1 & - & 0 & 0 \\
\hline & A2H & 1 & 45H & 0 & - & 1 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R L}\) [BR:ll] |||||||||||||||||||| Rotate left location [BR:ll] with carry |||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Rotates the content of the data memory the equivalent of 1 bit to the left, including the carry (C). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address \(l l\) (lower byte specification). The content of the carry (C) moves to bit 0 of the data and bit 7 of the data moves to the carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Flag


Mode 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{BR}: l l]\) & C & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{ S C } \\
\cline { 5 - 8 } & & & N & V & C & Z \\
\hline 83 H & 0 & 06 H & 0 & - & 1 & 0 \\
4 CH & 0 & 98 H & 1 & - & 0 & 0 \\
A2H & 1 & 45 H & 0 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{\(\boldsymbol{R L} \boldsymbol{\operatorname { H L }} \boldsymbol{]}\) |||||||||||||||||||||||||| Rotate left location [HL] with carry |||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the left, including the carry \((\mathrm{C})\). The content of the carry ( C ) moves to bit 0 of the data and bit 7 of the data moves to the carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
LSEH \\
\hline 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
\hline
\end{tabular}

Flag


Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & C & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C \\
Z \\
\hline 83 H & 0 & 06 H & 0 & - & 1 \\
\hline 4 CH & 0 & 98 H & 1 & - & 0 \\
A2H & 1 & 45 H & 0 & - & 1 \\
\hline
\end{tabular}
\(\boldsymbol{R L C} \boldsymbol{r} /|/|||||||||||||||||||||||||| |\) Rotate left r reg. circular I||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

Function \(\quad \mathrm{C} \leqslant\)\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}
Rotates the content of the r register ( \(\mathrm{A} / \mathrm{B}\) ) the equivalent of 1 bit to the left. Bit 7 of the register moves to bit 0 and carry (C).
Code


Flag


Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & C & \multirow{2}{*}{\(r\)} & \multicolumn{4}{c|}{ SC } \\
\cline { 5 - 8 } & & & N & V & C & Z \\
\hline E3H & 0 & C7H & 1 & - & 1 & 0 \\
3BH & 1 & \(76 H\) & 0 & - & 0 & 0 \\
\hline
\end{tabular}

RLC [BR:ll] |||||||||||||||| Rotate left location [BR:ll] circular |||||||||||||||||||||||||||||||||||||||||| 5 cycles |||

Function \(\quad\)\begin{tabular}{lll|l|l|l|l|l|}
\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{tabular}\(\quad[\quad[B R: l l]\)
Rotates the content of the data memory the equivalent of 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address \(l l\) (lower byte specification).
Bit 7 of the data moves to bit 0 and carry (C). The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{BR}: l l]\) & C & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline E 3 H & 0 & C 7 H & 1 & - & 1 & 0 \\
3 BH & 1 & 76 H & 0 & - & 0 & 0 \\
\hline
\end{tabular}

\section*{}

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the left. Bit 7 of the data moves to bit 0 and carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline 1 & CEH \\
\hline 1 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\
\hline
\end{tabular}

Flag


Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline [HL] & C & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{4}{|c|}{ SC } \\
\cline { 5 - 7 } & & & N & V & C & Z \\
\hline E3H & 0 & C7H & 1 & - & 1 & 0 \\
3BH & 1 & \(76 H\) & 0 & - & 0 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R} \boldsymbol{R} \boldsymbol{r}||||||||||||||||||||||||||||||||\mid\) Rotate right r reg. with carry ||I|||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||

Function


Rotates the content of the \(r\) register \((\mathrm{A} / \mathrm{B})\) the equivalent of 1 bit to the right, including the carry (C). The content of the carry (C) moves to bit 7 of the register and bit 0 of the register moves to the carry (C).
Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 0 & RR A & 98 H \\
B & 1 & RR B & \(99 H\) \\
\hline
\end{tabular}

Flag

Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\(r\) & C & \multirow{2}{*}{\(r\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 7 EH & 0 & 3 FH & 0 & - & 0 & 0 \\
\(51 H\) & 0 & \(28 H\) & 0 & - & 1 & 0 \\
D4H & 1 & EAH & 1 & - & 0 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R}\) [BR:Il] \({ }^{|/|||||||||||||||||~ R o t a t e ~ r i g h t ~ l o c a t i o n ~[B R: I l] ~ w i t h ~ c a r r y ~||||||||||||||||||| || || || || || || | ~} 5\) cycles |||

\section*{Function \(\rightarrow\)\begin{tabular}{|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1
\end{tabular} \(0 \rightarrow C \quad\left[\begin{array}{c} \\
{[B R: l l]}\end{array}\right.\)}

Rotates the content of the data memory the equivalent of 1 bit to the right, including the carry (C). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). The content of the carry (C) moves to bit 7 of the data and bit 0 of the data moves to the carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Flag

Mode 8-bit absolute
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & {\([\mathrm{BR}: l l]\)} & C & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{c|}{SC} \\
\cline { 5 - 8 } & & N & V & C & Z \\
\hline 7 EH & 0 & 3 FH & 0 & - & 0 & 0 \\
51 H & 0 & 28 H & 0 & - & 1 & 0 \\
D 4 H & 1 & EAH & 1 & - & 0 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R} \boldsymbol{R}[H L]|||||||||||||||||||||||||||~ R o t a t e ~ r i g h t ~ l o c a t i o n ~[H L] ~ w i t h ~ c a r r y ~|||||||||||||||||||||||||||||||||||||||~ 4 ~ c y c l e s ~||| ~\)

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the right, including the carry (C). The content of the carry (C) moves to bit 7 of the data and bit 0 of the data moves to the carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
\[
\begin{aligned}
& \text { MSB } \\
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline & \text { LSB } \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline
\end{array}
\end{aligned}
\]
\[
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\
\hline
\end{array}
\]
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\[
2
\]
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{7}{|l|}{Register indirect} \\
\hline \multirow[t]{6}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 7EH & 0 & 3FH & 0 & - & 0 & 0 \\
\hline & 51H & 0 & 28H & 0 & - & 1 & 0 \\
\hline & D4H & 1 & EAH & 1 & - & 0 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R R C} \boldsymbol{r} /||||||||||||||||||||||||||||~ R o t a t e ~ r i g h t ~ r ~ r e g . ~ c i r c u l a r ~||||||||||||||||||||||||||||| || || || || || || || || || || || || ||~ 3 ~ c y c l e s ~|| | ~\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Function} & \multicolumn{9}{|l|}{} \\
\hline & \multicolumn{9}{|l|}{Rotates the content of the \(r\) register \((\mathrm{A} / \mathrm{B})\) the equivalent of 1 bit to the right. Bit 0 of the register moves to bit 7 and carry (C).} \\
\hline \multirow[t]{6}{*}{Code \(\begin{array}{r} \\ \\ \\ \end{array}\)} & \multicolumn{7}{|l|}{MSB LS} & LSB & \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & ICEH \\
\hline & 1 & 0 & 0 & 1 & 1 & 1 & 0 & r & 19CH/9DH* \\
\hline & & & & Mnem & moni & & Co & de & \\
\hline & A & 0 & & RRC & A & & 9C & H & \\
\hline & B & 1 & & RRC & & & 9D & H & \\
\hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline\(r\) & \(C\) & \multirow{2}{*}{\(r\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline C6H & 1 & 63 H & 0 & - & 0 & 0 \\
D7H & 0 & EBH & 1 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{RRC[BR:Il] |||||||||||||||| Rotate right location [BR:Il] circular ||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Function

Rotates the content of the data memory the equivalent of 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
Bit 0 of the data moves to bit 7 and carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode 8-bit absolute
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & [BR: \(l l]\) & C & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{4}{c|}{SC} \\
\cline { 3 - 8 } & & N & V & C & Z \\
\hline C6H & 1 & 63 H & 0 & - & 0 & 0 \\
D7H & 0 & EBH & 1 & - & 1 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{R R C}[\boldsymbol{H} \boldsymbol{L}]\) ||||||||||||||||||||| Rotate right location [HL] circular ||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function
\(\begin{array}{|l|l|l|l|l|l|l|l|l}\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \end{array} \quad\) [ HL\(]\)
Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the right. Bit 0 of the data moves to bit 7 and carry (C).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & \(9 F H\) \\
\hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & [HL] & C & \multirow{2}{*}[\mathrm{HL}]{} & \multicolumn{3}{c|}{ S C } \\
\cline { 5 - 8 } & & N & V & C & Z \\
\hline C6H & 1 & \(63 H\) & 0 & - & 0 & 0 \\
D7H & 0 & EBH & 1 & - & 1 & 0 \\
\hline
\end{tabular}

SBC A, r|||||||||||||||||||||||| Subtract with carry r reg. from A reg. |||||||||||||||||||||||||||||||||||||||| 2 cycles |||
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{4}{*}{Code} & \multicolumn{5}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\(\mathbf{A} \leftarrow \mathbf{A}-\mathbf{r}-\mathbf{C}\) \\
Subtracts the content of the r register ( \(\mathrm{A} / \mathrm{B}\) ) and carry (C) from the A register.
\end{tabular}}} & \multirow[t]{4}{*}{\begin{tabular}{l}
Mode \\
Example
\end{tabular}} & \multicolumn{8}{|l|}{\begin{tabular}{l}
Src: Register direct \\
Dst: Register direct
\end{tabular}} \\
\hline & & & & & & & & et Va & & & & sul & & \\
\hline & \multicolumn{5}{|l|}{\begin{tabular}{ll} 
MSB \\
\hline 0
\end{tabular}} & & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{B} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & 0 0 0 & 0 & 10 & 0 & 18H/19H* & & & & & & N & V & C & Z \\
\hline \multirow[t]{4}{*}{*} & \(r\) & \multicolumn{2}{|l|}{Mnemonic} & Code & & \multirow[t]{2}{*}{- \(D=0, U=0\)} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \mathrm{A} 8 \mathrm{H} \\
36 \mathrm{H} \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 42 \mathrm{H} \\
5 \mathrm{AH} \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{1
1} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 65 \mathrm{H} \\
\mathrm{DBH}
\end{gathered}
\]} & \multirow[t]{2}{*}{0
1} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{0
1} & \multirow[t]{2}{*}{\begin{tabular}{|l|l|}
\hline \\
0 \\
0
\end{tabular}} \\
\hline & A 0 & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{SBC A, A
SBC A, B}} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 18 \mathrm{H} \\
& 19 \mathrm{H}
\end{aligned}
\]} & & & & & & & & & & \\
\hline & B 1 & & & & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { - } D=1, U=0 \\
& \text { - } D=1, U=1
\end{aligned}
\]} & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline & & & & & & & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\(\begin{array}{rr}\text { Mode } & \text { Src: Register direct } \\ & \text { Dst: Register direct }\end{array}\)

SBC A, \#nn |||||||||||||||| Subtract with carry immediate data nn from A reg. ||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-\mathbf{n n}-\mathbf{C}\)
Subtracts 8-bit immediate data nn and carry (C) from the A register.

\section*{Code}

Flag


Mode Src: Immediate data Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline - \(D=0, U=0\) & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}


\section*{Function \(\quad \mathrm{A} \leftarrow \mathbf{A}-[\mathrm{BR}: l l]-\mathbf{C}\)}

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag

\section*{SBC A, [hhll] |||||||||||| Subtract with carry location [hhll] from A reg. |||||||||||||||||||||| 4 cycles |/I}


Mode Src: 16-bit absolute
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|c|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[hhll]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline - \(D=0, U=0\) & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

SBC A, [HL] ||||||||||||||| Subtract with carry location [HL] from A reg. |||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[\mathrm{HL}]-\mathbf{C}\)
Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & \(1 B H\)
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Mode } & \text { Src: Register indirect } \\ & \text { Dst: Register direct }\end{array}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

SBC A, [ir] |||||||||||||||| Subtract with carry location [ir reg.] from A reg. |||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[\mathrm{ir}]-\mathbf{C}\)
Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the ir register (IX/IY).
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

\section*{Code}


Mode Src: Register indirect
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SBC A, [ir+dd] ||||||||| Subtract with carry location [ir reg. + dd] from A reg. ||||||||||||| 4 cycles I/|}

\section*{Function \(\mathbf{A} \leftarrow \mathbf{A}-[\mathrm{ir}+\mathrm{dd}]-\mathrm{C}\)}

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code

*
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(X\) & 0 & SBC A, [IX+dd] & 18 H \\
Y & 1 & SBC A, [IY+dd] & 19 H \\
\hline
\end{tabular}

Flag

Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+dd]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SBC A, [ir+L] ||||||||||||| Subtract with carry location [ir reg. + L] from A reg. |||||||||||||||| 4 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[i r+L]-\mathbf{C}\)
Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code MSB LSB

Flag


Mode Src: Register indirect with index register Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|c|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+L]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}


Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}]-\mathrm{A}-\mathrm{C}\)
Subtracts the content of the A register and the carry (C) from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 CH \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{\([\mathrm{HL}]\)} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline - \(D=0, U=0\) & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

SBC [HL], \#nn ||||||||| Subtract with carry immediate data nn from location [HL] ||||||| 5 cycles |||

Function [HL] \(\leftarrow[H L]-\) nn - C
Subtracts the 8-bit immediate data nn and the carry (C) from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{3}{|c|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{\(n \mathrm{n}\)} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{[HL]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline - \(D=0, U=0\) & A8H & 42 H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SBC [HL], [ir] ||||||||||| Subtract with carry location [ir reg.] from location [HL] ||||||||| 5 cycles |||}

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}]-[\mathrm{ir}]-\mathrm{C}\)
Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) and the carry (C) from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH
\end{tabular}

*
\begin{tabular}{|l|l|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(X\) & 0 & SBC [HL], [IX] & 1 EH \\
\(Y\) & 1 & SBC [HL], [IY] & 1 FH \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{4}{*}{Example} & \multicolumn{8}{|l|}{Src: Register indirect Dst: Register indirect} \\
\hline & \multicolumn{3}{|r|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline - \(D=0, U=0\) & A8H & 42H & 1 & 65H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & 1 & DBH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 1 & 48 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 1 & 08 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}


SBCBA, rp |||||||||||||||| Subtract with carry rp reg. from BA reg. ||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\quad B A \leftarrow B A-r p-C\)
Subtracts the content of the rp register (BA/ HL/IX/IY) and the carry (C) from the BA register.
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & LSB \\
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ rp } & Mnemonic & Code \\
\hline BA & 00 & SBC BA, BA & \(0 C H\) \\
\(H L\) & 01 & SBC BA, HL & ODH \\
X & 10 & SBC BA, IX & \(0 E H\) \\
Y & 11 & SBC BA, IY & \(0 F H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

( \(\mathrm{r} \mathbf{p} \neq \mathrm{BA}\) )

SBC BA, \#mmnn ||| Subtract with carry immediate data mmnn from BA reg. ||II||||||| 4 cycles |/|

Function \(\quad B A \leftarrow B A-m m n n-C\)
Subtracts the 16-bit immediate data mmnn and the carry \((\mathrm{C})\) from the BA register.
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{3}{|c|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{BA} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{C} & \multirow[b]{2}{*}{BA} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & N & V & C & Z \\
\hline & 63 C 2 H & 2125H & 1 & 429 CH & 0 & 1 & 0 & 0 \\
\hline & 205CH & 7120H & 1 & AF3BH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SBC HL, rp ||||||||||||||||| Subtract with carry rp reg. from BA reg. ||||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{rp}-\mathrm{C}\)
Subtracts the content of the rp register (BA/
HL/IX/IY) and the carry (C) from the HL register.

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct
Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Set Value } & \multicolumn{5}{c|}{ Result } \\
\cline { 2 - 9 } & \multirow{2}{*}{HL} & rp & C & HL & \multicolumn{3}{|c|}{SC} \\
\cline { 5 - 9 } & & N & V & C & Z \\
\hline 63 C 2 H & 2125 H & 1 & 429 CH & 0 & 1 & 0 & 0 \\
205 CH & 7120 H & 1 & AF3BH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}
( \(\mathrm{rp} \neq \mathrm{HL}\) )

SBC HL, \#mmnn |||| Subtract with carry immediate data mmnn from HL reg. |||||||||| 4 cycles |||

Function \(\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{mmnn}-\mathrm{C}\)
Subtracts the 16-bit immediate data mmnn and the carry (C) from the HL register.
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: Immediate data
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{c|}{ Result } \\
\hline \multirow{2}{*}{HL} & mmnn & \multirow{2}{*}{C} & \multirow{2}{*}{HL} & \multicolumn{3}{c|}{SC} \\
\cline { 5 - 8 } & & & & N & V & C & Z \\
\hline 63 C 2 H & 2125 H & 1 & 429 CH & 0 & 1 & 0 & 0 \\
205 CH & 7120 H & 1 & AF3BH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}


Expands the code bit (bit 7) of the 8-bit data stored in the A register into the B register and makes it 16-bit data handled as the BA register.
When the value of the A register is positive (bit 7 is ' 0 ') the B register becomes 00 H and when it is negative (bit 7 is ' 1 ') it becomes FFH.


Mode Implide (Register direct)
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ B } & A & \multirow{2}{*}{ BA } & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 5 CH & 76 H & 0076 H & - & - & - & - \\
42 H & A5H & FFA5H & - & - & - & - \\
\hline
\end{tabular}

\section*{SLA \(\boldsymbol{r}|||||||||||||||||||||||||||||||\mid\) Shift \(r\) reg. left arithmetic ||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |||}

Function \(\quad\)\begin{tabular}{|l|l|l|l|l|l|lll}
C & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}
Shifts the content of the \(r\) register (A/B) 1 bit to the left. Bit 7 of the register moves to the carry (C) and ' 0 ' enters bit 0 of the register. The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode \(\quad\) Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & \multirow{2}{*}{\(r\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 0 & 0 & 0 & 0 \\
10010000 & 00100000 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

SLA [BR:Il] ||||||||||||||||| Shift location [BR:ll] left arithmetic |||||||||||||||||||||||||||||||||||||| 5 cycles |||

Shifts the content of the data memory 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). Bit 7 of the data moves to the carry ( C ) and bit 0 of the data becomes ' 0 '.
The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode \(\quad\) 8-bit absolute
Example \begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{SC} \\
\cline { 3 - 7 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 0 & 0 & 0 & 0 \\
10010000 & 00100000 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

\section*{SLA [HL] \(||||||||||||||||||||||\mid\) Shitt location [HL] left arithmetic ||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Function \(\quad\)\begin{tabular}{c}
C \\
\hline
\end{tabular} \begin{tabular}{|l|l|l|l|l|l|ll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{tabular}
Shifts the content of the data memory that has been address specified by the HL register 1 bit to the left. Bit 7 of the data moves to the carry ( C ) and bit 0 of the data becomes ' 0 '. The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}[\mathrm{HL}]{} & {\([H L]\)} & \multicolumn{4}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 0 & 0 & 0 & 0 \\
10010000 & 00100000 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

\section*{}

Shifts the content of the \(r\) register \((\mathrm{A} / \mathrm{B}) 1\) bit to the left. Bit 7 of the register moves to the carry (C) and '0' enters bit 0 of the register. The same result as for the "SLA" instruction is obtained, but the overflow ( V ) flag does not change due to the logical shift.

\section*{Code}

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 0 & SLL A & 84 H \\
\(B\) & 1 & SLL B & 85 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(r\)} & \multirow{2}{*}{\(r\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 1 & - & 0 & 0 \\
10010000 & 00100000 & 0 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{SLL [BR:Il] ||||||||||||||||| Shift location [BR:ll] left logical |||||||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Shifts the content of the data memory 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address \(l l\) (lower byte specification). Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes ' 0 '.
The same result as for the "SLA" instruction is obtained, but the overflow (V) flag does not change due to the logical shift.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline [BR:ll] & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{3}{|c|}{SC} \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 1 & - & 0 & 0 \\
10010000 & 00100000 & 0 & - & 1 & 0 \\
\hline
\end{tabular}
\(\boldsymbol{S L L}[\boldsymbol{H} \boldsymbol{L}]\) |||||||||||||||||||||| Shift location [HL] left logical |||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\quad\)\begin{tabular}{|c|l|l|l|l|l|l|lll}
C & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & {\([\mathrm{HL}]\)} \\
\hline
\end{tabular}
Shifts the content of the data memory that has been address specified by the HL register 1 bit to the left. Bit 7 of the data moves to the carry ( C ) and bit 0 of the data becomes ' 0 '. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag due to the logical shift.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline \hline 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\
\hline \hline CEEH & \(87 H\) \\
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Register indirect
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline\([\mathrm{HL}]\) & {\([H L]\)} & \multicolumn{4}{|c|}{ SC } \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 00111100 & 01111000 & 1 & - & 0 & 0 \\
10010000 & 00100000 & 0 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{}

\section*{Function SLEEP}

Puts the CPU in the SLEEP status.
In the SLEEP status, the peripheral circuits including the CPU and the oscillation circuit stop operating and power consumption is substantially reduced.
From the SLEEP status, an interrupt outside the MCU will return it to the normal program execution status.

See Section 3.7.2, "SLEEP status".

\section*{}

Shifts the content of the \(r\) register (A/B) 1 bit to the right. Bit 0 of the register moves to the carry (C) and bit 7 of the register does not change.
The overflow (V) flag is reset to ' 0 '.
Mode Register direct
\begin{tabular}{c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{ Example } & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{r} & \multirow{2}{*}{r} & \multicolumn{4}{|c|}{SC} \\
\cline { 3 - 7 } & & & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & 0 & 0 & 0 \\
10111001 & 11011100 & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & 0 & \(r\) & \(88 H / 89 H *\) \\
\hline
\end{tabular}
*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\(r\)} & Mnemonic & Code \\
\hline A & 0 & SRA A & 88 H \\
B & 1 & SRA B & 89 H \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & 0 & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{SRA [BR:Il] |||||||||||||||| Shift location [BR:ll] right arithmetic |||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Function


Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change.
The overflow (V) flag is reset to ' 0 '.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline [BR:ll] & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{4}{|c|}{SC} \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & 0 & 0 & 0 \\
10111001 & 11011100 & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SRA[HL] ||||||||||||||||||||| Shift location [HL] right arithmetic ||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function
 [HL]

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change.
The overflow (V) flag is reset to ' 0 '.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Code} & \multicolumn{7}{|l|}{MSB} & SB \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
\hline Flag & 11 & 10 & U & D & N & V & C & Z \\
\hline & - & - & - & - & \(\hat{\downarrow}\) & 0 & ¢ & \(\hat{\downarrow}\) \\
\hline
\end{tabular}

Mode Register indirect
\begin{tabular}{c|c|c|c|c|c|c|}
\hline Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & {\([H L]\)} & {\([H L]\)} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 6 } & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & 0 & 0 & 0 \\
10111001 & 11011100 & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SRL r|||||||||||||||||||||||||||||| Shift r reg. right logical |||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 3 cycles |/|

Shifts the content of the \(r\) register (A/B) 1 bit to the right. Bit 0 of the register moves to the carry (C) and bit 7 of the register becomes ' 0 '.


Mode Register direct
\begin{tabular}{c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{ Example } & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{r} & \multirow{3}{|c|}{S} & \multicolumn{3}{|c|}{ S } \\
\cline { 3 - 7 } & & & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & - & 0 & 0 \\
01101101 & 00110110 & 0 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{SRL[BR:Il] ||||||||||||||||| Shift location [BR:ll] right logical ||||||||||||||||||||||||||||||||||||||| 5 cycles |||}

Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data becomes ' 0 '.
The content of the EP register becomes the page address of the data memory (MODEL2/3).


Mode 8-bit absolute
Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline Set Value & \multicolumn{5}{|c|}{ Result } \\
\hline [BR:ll] & \multirow{2}{*}[\mathrm{BR}:ll]{} & \multicolumn{4}{|c|}{SC} \\
\cline { 3 - 6 } & & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & - & 0 & 0 \\
01101101 & 00110110 & 0 & - & 1 & 0 \\
\hline
\end{tabular}

\section*{SRL[HL] ||||||||||||||||||||| Shift location [HL] right logical |||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry ( C ) and bit 7 of the data becomes ' 0 '. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH \\
\hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular} 8 FH

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & 0 & - & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
\begin{tabular}{l|l|l|l|l|c|c|} 
Mode & Register indirect \\
\cline { 2 - 7 } & Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{HL}]{} & {\([H L]\)} & \multicolumn{3}{|c|}{ S C } \\
\cline { 4 - 7 } & & N & V & C & Z \\
\hline & 01000100 & 00100010 & 0 & - & 0 & 0 \\
01101101 & 00110110 & 0 & - & 1 & 0 \\
\hline
\end{tabular}
\begin{tabular}{c|c|c|c|c|c|c|}
\hline \multirow{4}{|c|}{ Example } & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{HL}]{} & {\([H L]\)} & \multicolumn{3}{|c|}{ S C } \\
\cline { 3 - 7 } & & & N & V & C & Z \\
\hline 01000100 & 00100010 & 0 & - & 0 & 0 \\
01101101 & 00110110 & 0 & - & 1 & 0 \\
\hline
\end{tabular}


Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-\mathrm{r}\)
Subtracts the content of the \(r\) register (A/B) from the A register.
Code


Mode \(\quad\) Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{B} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

SUB A, \#nn ||||||||||||||| Subtract immediate data nn from A reg. |||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-\mathrm{nn}\)
Subtracts 8-bit immediate data nn from the A register.
Code

Flag


Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}


\section*{Function \(\quad \mathrm{A} \leftarrow \mathbf{A}-[B R: l l]\)}

Subtracts the content of the data memory from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\imath\) \\
\hline
\end{tabular}

Mode Src: 8-bit absolute
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[BR:ll]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

SUB A, [hhll] |||||||||||| Subtract location [hhll] from A reg. |||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

\section*{Function \(\quad \mathrm{A} \leftarrow \mathbf{A}-[\mathrm{hh} l l]\)}

Subtracts the content of the data memory that has been address specified by the 16 -bit absolute address hh \(l l\) from the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: 16-bit absolute
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[hhll]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SUB A, [HL] ||||||||||||||| Subtract location [HL] from A reg. |||||||||||||||||||||||||||||||||||||||||| 2 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[\mathrm{HL}]\)
Subtracts the content of the data memory that has been address specified by the HL register from the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & LSB \\
\hline 0 & 0 & 0 & 0 & 1 & 1 & \(13 H\)
\end{tabular}
Flag

Mode Src: Register indirect
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { - } D=1, U=0 \\
& \text { - } D=1, U=1
\end{aligned}
\]} & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SUB A, [ir] ||||||||||||||||| Subtract location [ir reg.] from A reg. ||||||||||||||||||||||||||||||||||||| 2 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[i r]\)
Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the A register.
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code

*
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(X X\) & 0 & SUB A, \([I X]\) & 16 H \\
\(Y\) & 1 & SUB A, \([I Y]\) & 17 H \\
\hline
\end{tabular}

Flag


Mode Src: Register indirect
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SUB A, [IIr+dd] |||||||| Subtract location [ir reg. + dd] from A reg. ||||||||||||||||||||||||||||||| 4 cycles |||}
Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[i r+d d]\)
Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code


Flag

Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+dd]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SUB A, [ir+L] ||||||||||||| Subtract location [ir reg. + L] from A reg. ||||||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A}-[\mathrm{ir}+\mathrm{L}]\)}

Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
The content of the L register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

*
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline IX & 0 & SUB A, \([I X+L]\) & 12 H \\
\(I Y\) & 1 & SUB A, \([I Y+L]\) & \(13 H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{Mode}

Src: Register indirect with index register Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+L]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

\section*{SUB [HL], \(\boldsymbol{A}\) ||||||||||||||| Subtract A reg. from location [HL] |||||||||||||||||||||||||||||||||||||||| 4 cycles |||}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{Function} & \multicolumn{9}{|l|}{\multirow[t]{4}{*}{\begin{tabular}{l}
Subtracts the content of the A register from the data memory that has been address specified by the HL register. \\
The content of the EP register becomes the page address of the data memory (MODEL2/3).
\end{tabular}}} & \multirow[t]{4}{*}{\begin{tabular}{l}
Mode \\
Example
\end{tabular}} & \multicolumn{7}{|l|}{\begin{tabular}{l}
Src: Register direct \\
Dst: Register indirect
\end{tabular}} \\
\hline & & & & & & & & & & & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & & & & & & & & & & & \multirow[t]{2}{*}{[ HL ]} & \multirow[t]{2}{*}{A} & \multirow[t]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & & & & & & & & & & & N & V & C & Z \\
\hline \multirow[t]{4}{*}{Code} & \multicolumn{9}{|l|}{MSB} & \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & CEH & & 36H & 5 AH & DCH & 1 & 0 & 1 & 0 \\
\hline & & & & & & & & & & - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 14 H & - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Subtracts the content of the A register from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

SUB [HL], \#nn ||||||||| Subtract immediate data nn from location [HL] ||||||||||||||||||||||| 5 cycles |||

Function [HL] \(\leftarrow[H L]-n n\)
Subtracts the 8-bit immediate data nn from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[HL]} & \multirow[b]{2}{*}{nn} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

SUB [HL], [ir] ||||||||||| Subtract location [ir reg.] from location [HL] |||||||||||||||||||||||| 5 cycles |||

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}]-[\mathrm{ir}]\)
Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code
*
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline \(\mathbb{X}\) & 0 & SUB [HL], [IX] & 16 H \\
IY & 1 & SUB [HL], [IY] & 17 H \\
\hline
\end{tabular}

Flag \(\quad\)\begin{tabular}{c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & \(\star\) & \(\star\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: Register indirect
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{[ir]} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline \multirow[t]{2}{*}{- \(D=0, U=0\)} & A8H & 42H & 66H & 0 & 1 & 0 & 0 \\
\hline & 36H & 5AH & DCH & 1 & 0 & 1 & 0 \\
\hline - \(D=1, U=0\) & 88 & 39 & 49 & 0 & 0 & 0 & 0 \\
\hline - \(D=1, U=1\) & 88 & 39 & 09 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}


Function BA \(\leftarrow\) BA - rp
Subtracts the content of the rp register (BA/
HL/IX/IY) from the BA register.
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register direct Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{c|}{ Result } \\
\cline { 2 - 8 } & \multirow{2}{*}{BA} & rp & \multirow{2}{*}{BA} & \multicolumn{4}{c|}{SC} \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 63 C 2 H & 2125 H & 429 DH & 0 & 0 & 0 & 0 \\
C 261 H & 5 A 32 H & 682 FH & 0 & 1 & 0 & 0 \\
205 CH & 7120 H & AF3CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}
\((\mathrm{rp} \neq \mathrm{BA})\)

SUB BA, \#mmnn ||| Subtract immediate data mmnn from BA reg. ||||||||||||||||||||||||||| 3 cycles |||


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}


Function \(\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{rp}\)
Subtracts the content of the rp register (BA/ HL/IX/IY) from the HL register.

Code


Flag

Mode

Example
Scc. Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{HL} & rp & \multirow{2}{*}{HL} & \multicolumn{4}{|c|}{SC} \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 63 C 2 H & 2125 H & 429 DH & 0 & 0 & 0 & 0 \\
C 261 H & 5 A 32 H & 682 FH & 0 & 1 & 0 & 0 \\
205 CH & 7120 H & AF 3 CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SUB HL, \#mmnn |||| Subtract immediate data mmnn from HL reg. |||||||||||||||||||||||||||| 3 cycles |||

Function \(\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{mmnn}\)
Subtracts the 16 -bit immediate data mmnn from the HL register.

Code


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{c|}{ Result } \\
\cline { 2 - 8 } & \multirow{2}{*}{HL} & mmnn & \multirow{2}{*}{HL} & \multicolumn{4}{c|}{SC} \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 63 C 2 H & 2125 H & 429 DH & 0 & 0 & 0 & 0 \\
C 261 H & 5 A 32 H & 682 FH & 0 & 1 & 0 & 0 \\
205 CH & 7120 H & AF3CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}


Function IX \(\leftarrow \mathrm{IX}-\mathrm{rp}\)
Subtracts the content of the rp register (BA/ \(\mathrm{HL})\) from the IX register.
Code

*
\begin{tabular}{|c|c|c|}
\hline rp & Mnemonic & Code \\
\hline BA & 0 & SUB IX, BA \\
HL & 1 & SUB IX, HL \\
\hline
\end{tabular}

Mode Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{6}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{IX} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{IX} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 63C2H & 2125 H & 429DH & 0 & 0 & 0 & 0 \\
\hline & C261H & 5A32H & 682FH & 0 & 1 & 0 & 0 \\
\hline & 205 CH & 7120 H & AF 3 CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

SUB IX, \#mmnn |||||| Subtract immediate data mmnn from IX reg. ||||||||||||||||||||||||||| 3 cycles |||

Function \(\mathrm{IX} \leftarrow \mathrm{IX}-\mathrm{mmnn}\)
Subtracts the 16 -bit immediate data mmnn from the IX register.

Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Immediate data Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{\(X\)} & \multirow{2}{*}{ mmnn } & \(\mathbb{X}\) & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 8 } & & & N & V & C \\
\hline
\end{tabular}

SUB IY, rp |||||||||||||||||||| Subtract rp reg. from IY reg. |||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||

Function \(\mathrm{IY} \leftarrow \mathrm{IY}-\mathrm{rp}\)
Subtracts the content of the rp register (BA/ HL) from the IY register.
Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 11 & 10 & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode \(\quad\) Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{Y} & \multirow[b]{2}{*}{rp} & \multirow[b]{2}{*}{Y} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 63 C 2 H & 2125H & 429DH & 0 & 0 & 0 & 0 \\
\hline & C261H & 5A32H & 682 FH & 0 & 1 & 0 & 0 \\
\hline & 205CH & 7120 H & AF3CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SUB IY, \#mmnn |||||| Subtract immediate data mmnn from IY reg. |||||||||||||||||||||||||||||| 3 cycles |||


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{SUB SP, rp |||||||||||||||| Subtract rp reg. from SP ||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 4 cycles |||}


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}


\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{Example} & \multicolumn{7}{|l|}{Src: Immediate data Dst: Register direct} \\
\hline & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{S P} & \multirow[b]{2}{*}{mmnn} & \multirow[b]{2}{*}{SP} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 63C2H & 2125 H & 429DH & 0 & 0 & 0 & 0 \\
\hline & C261H & 5A32H & 682FH & 0 & 1 & 0 & 0 \\
\hline & 205CH & 7120H & AF 3 CH & 1 & 0 & 1 & 0 \\
\hline
\end{tabular}

SWAP A ||||||||||||||||||||||| Swap high-order and low-order of A reg. ||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\quad \mathbf{A}(\mathrm{H}) \leftrightarrow \mathbf{A}(\mathrm{L})\)
Replaces the content of the lower 4 bits with the upper 4 bits of the A register.


Mode Register direct
\begin{tabular}{c|c|c|c|c|c|c|}
\hline Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}{A} & \multirow{2}{*}{A} & \multicolumn{3}{|c|}{ S C } \\
\cline { 4 - 7 } & N & V & C & Z \\
\hline 4 CH & C4H & - & - & - & - \\
62 H & 26 H & - & - & - & - \\
\hline
\end{tabular}

SWAP [HL]|||||||||||||||| Swap high-order and low-order of location [HL] |||||||||||||||||||||| 3 cycles |||

Function \([\mathrm{HL}](\mathrm{H}) \leftrightarrow[\mathrm{HL}](\mathrm{L})\)
Replaces the content of the lower 4 bits with the upper 4 bits of the data memory specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
LSB \\
\hline
\end{tabular}
Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & - & - & - & - \\
\hline
\end{tabular}

Mode Register indirect
\begin{tabular}{c|c|c|c|c|c|c|}
\hline Example & Set Value & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 7 } & \multirow{2}{*}[\mathrm{HL}]{} & {\([\mathrm{HL}]\)} & \multicolumn{3}{|c|}{SC} \\
\cline { 4 - 7 } & N & V & C & Z \\
\hline 4 CH \\
62 H & 26 H & - & - & - & - \\
\hline
\end{tabular}

UPCK |||||||||||||||||||||||||||||||| Unpack A reg. to BA reg. ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| 2 cycles |||

Function \(\stackrel{\text { A }}{\mathrm{m} \mid \mathrm{n}} \longrightarrow \stackrel{\text { B A }}{ } \rightarrow 0|\mathrm{~m}| 0 \mid \mathrm{n}\)
Unpacks the content of the A register and stores it in the BA register. The lower 4 bits of the B register are substituted for the content of the upper 4 bits of the A register and both of the upper 4 bits of the A register and \(B\) register become ' 0 '.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Mode & \multicolumn{6}{|l|}{Implide (Register direct)} \\
\hline \multirow[t]{4}{*}{Example} & Set Value & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{BA} & \multicolumn{4}{|c|}{SC} \\
\hline & & & N & V & C & Z \\
\hline & 84H & 0804H & - & - & - & - \\
\hline
\end{tabular}


Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall \mathbf{r}\)
Takes an exclusive OR of the content of the \(r\) register ( \(\mathrm{A} / \mathrm{B}\) ) and the content of the A register and stores the result in the A register.

Code


Mode

Example

Src: Register direct
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & B & \multirow{2}{*}{ A } & \multicolumn{4}{c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 2CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, \#nn ||||||||||||||| Exclusive OR immediate data nn and A reg. |||||||||||||||||||||||||||| 2 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall \mathbf{n n}\)
Takes an exclusive OR of the 8-bit immediate data \(n n\) and the content of the A register and stores the result in the A register.

Code


Mode Src: Immediate data
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{A} & \multirow{2}{*}{nn} & \multirow{2}{*}{A} & \multicolumn{4}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 2CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

\section*{XOR A, [BR:ll] |||||||||| Exclusive OR location [BR:ll] and A reg. ||||||||||||||||||||||||||||||||| 3 cycles |||}

Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[B R: l l]\)
Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 1 & & LSB \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: 8-bit absolute
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & [BR:ll] & \multirow{2}{*}{ A } & \multicolumn{4}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 2CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, [hhll] |||||||||||| Exclusive OR location [hhll] and A reg. |||||||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[\mathrm{hh} l \mathrm{l}]\)}

Takes an exclusive OR of the content of the data memory that has been address specified by the 16 -bit absolute address \(\mathrm{hh} l l\) and the content of the A register and stores the result in the A register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|} 
I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: 16-bit absolute Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[hhll]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 2 CH & 41H & 6DH & 0 & - & - & 0 \\
\hline & 7AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, [HL] |||||||||||||| Exclusive OR location [HL] and A reg. |||||||||||||||||||||||||||||||||| 2 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[\mathrm{HL}]\)}

Takes an exclusive OR of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code
MSB
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 \\
\hline I1 & 1 & U & D & N & V & C & Z \\
\hline \hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Flag

Mode Src: Register indirect Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & \multirow{2}{*}{A} & {\([\mathrm{HL}]\)} & A & \multicolumn{3}{c|}{ S C } \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 2 CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, [ir] ||||||||||||||||||| Exclusive OR location [ir reg.] and A reg. ||||||||||||||||||||||||||||||||| 2 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[\mathrm{ir}]\)}

Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).
Code

Flag \(\quad\)\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
Mode Src: Register indirect
Dst: Register direct
Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{A} & \multirow{2}{*}[\mathrm{ir}]{} & A & \multicolumn{3}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 2 CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, [ir+dd] |||||||| Exclusive OR location [ir reg. + dd] and A reg. |||||||||||||||||||||||| 4 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[i r+d d]\)}

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the displacement dd.
The displacement dd is handled as signed data and the range is -128 to 127 .
The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).


Flag


Mode

Src: Register indirect with displacement Dst: Register direct

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline \multirow{2}{*}{ A } & \multirow{2}{*}{ [ir+dd] } & \multirow{2}{*}{A} & \multicolumn{3}{|c|}{ SC } \\
\cline { 3 - 7 } & & & N & V & C & Z \\
\hline 2 CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR A, [ir \(\boldsymbol{+} \mathbf{L}]\) |||||||||||| Exclusive OR location [ir reg. + L] and A reg. |||||||||||||||||||||||||||| 4 cycles |||}

\section*{Function \(\quad \mathbf{A} \leftarrow \mathbf{A} \forall[\mathrm{ir}+\mathrm{L}]\)}

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/ IY) and the content of the \(L\) register. The content of the \(L\) register is handled as signed data and the range is -128 to 127 . The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code


Flag

Mode Src: Register indirect with index register Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ir+L]} & \multirow[b]{2}{*}{A} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 2CH & 41H & 6DH & 0 & - & - & 0 \\
\hline & 7AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

XOR B, \#nn ||||||||||||||| Exclusive OR immediate data nn and B reg. |||||||||||||||||||||||||||||| 3 cycles |||


Mode Src: Immediate data
Dst: Register direct
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{B} & \multirow[b]{2}{*}{\(n \mathrm{n}\)} & \multirow[b]{2}{*}{B} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 2CH & 41H & 6DH & 0 & - & - & 0 \\
\hline & 7AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

XOR L, \#nn |||||||||||||||| Exclusive OR immediate data nn and L reg. |||||||||||||||||||||||||||| 3 cycles |||

Function \(\mathbf{L} \leftarrow \mathbf{L} \forall \mathbf{n n}\)
Takes an exclusive OR of the 8-bit immediate data \(n n\) and the content of the \(L\) register and stores the result in the L register.
Code


Flag
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline I & I & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register direct
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & L & \multirow{2}{*}{nn} & L & \multicolumn{3}{|c|}{SC} \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 2 CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B 6 H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

XOR H, \#nn ||||||||||||||| Exclusive OR immediate data nn and H reg. |||||||||||||||||||||||||||||| 3 cycles |||


\section*{XOR SC, \#nn ||||||||||||| Exclusive OR immediate data nn and SC ||||||||||||||||||||||||||||||||||||| 3 cycles |||}


Takes an exclusive OR of the 8-bit immediate data nn and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I1 & IO & U & D & N & V & C & Z \\
\hline \multirow{6}{\imath}{} & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) & \(\hat{\imath}\) \\
\hline
\end{tabular}

XOR [BR:Ill], \#nn |||| Exclusive OR immediate data nn and location [BR:Il] |||||||||||||| 5 cycles |||

Function \([B R: l l] \leftarrow[B R: l l] \forall\) nn
Takes an exclusive OR of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8 -bit absolute address \(l l\) (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code


Flag


Mode Src: Immediate data Dst: 8-bit absolute

Example
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\hline [BR: \(l l]\) & \multirow{2}{*}{\(n\)} & [BR: \(l l]\) & \multicolumn{4}{|c|}{ SC } \\
\cline { 4 - 7 } & & & N & V & C & Z \\
\hline 2CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

\section*{XOR [HL], A ||||||||||||| Exclusive OR A reg. and location [HL] ||||||||||||||||||||||||||||||||| 4 cy cles |||}

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall \mathbf{A}\)
Takes an exclusive OR of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{6}{*}{Example} & \multicolumn{7}{|l|}{\begin{tabular}{l}
Src: Register direct \\
Dst: Register indirect
\end{tabular}} \\
\hline & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{A} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 2 CH & 41H & 6DH & 0 & - & - & 0 \\
\hline & 7AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

Src: Register direct
\[
-2+1
\]

\section*{XOR [HL], \#nn |||||||| Exclusive OR immediate data nn and location [HL] |||||||||||||||||| 5 cycles |||}

Function \([\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall \mathbf{n n}\)
Takes an exclusive OR of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).
Code


Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Immediate data
Dst: Register indirect
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{Example} & \multicolumn{2}{|l|}{Set Value} & \multicolumn{5}{|c|}{Result} \\
\hline & \multirow[b]{2}{*}{[ HL ]} & \multirow[b]{2}{*}{\(n \mathrm{n}\)} & \multirow[b]{2}{*}{[ HL ]} & \multicolumn{4}{|c|}{SC} \\
\hline & & & & N & V & C & Z \\
\hline & 2 CH & 41H & 6DH & 0 & - & - & 0 \\
\hline & 7AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}

XOR [HL], [ir] |||||||||||| Exclusive OR location [ir reg.] and location [HL] ||||||||||||||||||||| 5 cycles |||

Function
\([\mathrm{HL}] \leftarrow[\mathrm{HL}] \forall[\mathrm{ir}]\)
Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].
The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).
Code

*
\begin{tabular}{|l|l|l|c|}
\hline \multicolumn{2}{|c|}{ ir } & Mnemonic & Code \\
\hline\(X\) & 0 & XOR [HL], [IX] & \(3 E H\) \\
\(Y\) & 1 & XOR [HL], [IY] & \(3 F H\) \\
\hline
\end{tabular}

Flag
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline I 1 & IO & U & D & N & V & C & Z \\
\hline- & - & - & - & \(\hat{\imath}\) & - & - & \(\hat{\imath}\) \\
\hline
\end{tabular}

Mode Src: Register indirect
Dst: Register indirect
Example \begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ Set Value } & \multicolumn{5}{|c|}{ Result } \\
\cline { 2 - 8 } & {\([\mathrm{HL}]\)} & & {\([\mathrm{ir}]\)} & {\([H L]\)} & \multicolumn{3}{c|}{ S C } \\
\cline { 4 - 8 } & & & N & V & C & Z \\
\hline 2 CH & 41 H & 6 DH & 0 & - & - & 0 \\
7 AH & B6H & CCH & 1 & - & - & 0 \\
\hline
\end{tabular}
appendix A Operation Code Map
Operation code map（1／3）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline － &  & \(\stackrel{\infty}{\stackrel{\infty}{3}}=\) & \[
\frac{\vec{x}}{\frac{x}{3}} \text { 능 }
\] & 락 능 & \(\bigcirc\) & \(\stackrel{\substack{\text { ¢ }}}{\text { 2 }}\) & \[
=\sum_{0}^{0}
\] & \[
\sum_{0}^{0}
\] & \[
\stackrel{\stackrel{4}{\Psi}}{ }
\] &  & \[
\begin{array}{|c}
\stackrel{n}{\underset{\sim}{w}} \\
\hline
\end{array}
\] &  & \(\underline{\underline{~}}\) 亳 & \(\bigcirc\) の & 믄
\(\frac{0}{4}\)
\(\frac{0}{c}\)
5 & 은 \\
\hline ш & \[
\frac{\infty}{\frac{1}{3}}
\] &  & \[
\frac{\mathbb{N}}{\frac{\pi}{3}}
\] &  & ¢ & ¢ & \(\stackrel{\text { ¢ }}{\substack{\text { ² }}}\) & ¢ N &  & \[
\frac{\stackrel{i}{0}}{\substack{0}}
\] &  &  & 록 능 & \[
\begin{array}{r}
\text { 늠 } \\
\stackrel{y}{\mathrm{~N}} \\
\hline
\end{array}
\] & 극 츠N & 号 \\
\hline \(\bigcirc\) &  &  &  &  &  &  &  &  &  &  &  &  &  &  & 움 & \[
\begin{aligned}
& \text { 듬 } \\
& 0 \\
& \hline
\end{aligned}
\] \\
\hline 0 &  &  &  &  &  &  &  &  &  & \[
\underset{\omega}{\frac{x}{\mathbb{a}}}
\] &  &  & 㐅 &  &  &  \\
\hline ๓ & - 突 &  & －荤 & －共 &  & \[
9
\] &  &  &  & \[
\underset{\sim}{5}
\] &  &  & - &  & \[
0
\] & \(\bigcirc\) \\
\hline ＜ &  &  &  & \[
\frac{\mathbf{I}}{\mathrm{m}} \underset{\mathrm{a}}{ }
\] &  &  & \[
\begin{aligned}
& \frac{1}{\omega} \\
& \underline{a} \cong \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { I } \\
& \text { D } \\
& \text { B } \\
& \hline
\end{aligned}
\] & 은 & 이ㄴㅗㅗ & \[
\text { 음 } \times
\] & \[
\frac{0}{\circ} \geq
\] & 음 ¢ & 은 는 & O & O\％ \\
\hline の & ¢ ¢ ¢ & \(\stackrel{\text { O }}{\underline{\text { ² }}}\) & \(\stackrel{(1}{\underline{1} \times}\) & \(\underset{\underline{0}}{\underline{2}} \geq\) & \(\stackrel{\text { 㐫 }}{\substack{\text { ¢ }}}\) &  &  &  & 吕区 & 㟔 & \[
\text { 吕 } \times
\] & \[
\begin{aligned}
& \text { 吕 } \\
& \hline
\end{aligned}
\] & 资 & \[
\begin{array}{r}
\text { ᄃ ᄃ } \\
\text { 등 } \\
\hline
\end{array}
\] &  &  \\
\hline \(\infty\) & \(\stackrel{\text { O }}{\underline{\text { c }} \text {＜}}\) & ¢ & O & \(\stackrel{\text { O }}{\underline{1}}\) & O & O &  & － & \[
{ }_{0}^{0}
\] & \[
\mathrm{O}_{\mathrm{O}}
\] & 吕 & 吕 & 吕 뜽 & \[
\stackrel{0}{\ddot{O}} \Xi
\] & 吕 王 & O \\
\hline \(\wedge\) & - & \[
\Omega \stackrel{\infty}{\Xi}
\] & \(\bigcirc \stackrel{-2}{2}\) & \(\bigcirc \stackrel{\text { I }}{\text { I }}\) &  & 롣 &  & \[
0
\] &  &  & \[
9 \stackrel{\stackrel{\rightharpoonup}{\dot{\tilde{x}}}}{\substack{2}}
\] &  &  &  &  &  \\
\hline \(\bullet\) & 을 & \[
0 \stackrel{m}{x}
\] & \(\bigcirc \stackrel{\text { a }}{\text { a }}\) & \(\bigcirc \stackrel{\text { I }}{\text { ¢ }}\) &  & \[
1 \begin{gathered}
\text { 포 } \\
\text { 즐 }
\end{gathered}
\] & \[
9 \begin{gathered}
\frac{x}{2} \\
9 \\
x
\end{gathered}
\] & \[
0
\] & ㅇㅗㅗ & \[
0 \stackrel{\infty}{\Xi^{2}}
\] & - 至 & 至 &  & ㄹㅗㅗ & \[
0 \begin{aligned}
& \frac{x}{2} \\
& 9
\end{aligned}
\] & \(\bigcirc\) \\
\hline \(\bigcirc\) & 9 & \(\bigcirc\) & 9 & 9 9 &  & －雳 & \(\bigcirc \stackrel{\text { x }}{3}\) & \(\bigcirc \stackrel{\text {－}}{\substack{3}}\) & －氐 & －\({ }_{\text {¢ }}^{\text {m }}\) & 号 \({ }_{\text {I }}\) & 号 &  &  & \(\bigcirc \stackrel{\text { 可 }}{\text { I }}\) & \(\bigcirc \frac{\Sigma}{\text { ¢ }}\) \\
\hline \(\pm\) & －\ll & O & 9 & つ エ &  & - 焉 & \(0 \stackrel{\text { x }}{\substack{4}}\) & \[
0
\] & \(\bigcirc{ }^{\text {a }}\) & 9 \({ }_{\sim}^{\infty}\) & 9 \({ }^{\text {a }}\) & O &  & \(\bigcirc\)－ & \(\bigcirc{ }^{\text {a }}\) & \(\bigcirc \sum_{0}^{ \pm}\) \\
\hline \(\infty\) & ○ & O \({ }_{0}^{\text {¢ }}\) & ○ 岳 & \[
0
\] &  &  & \[
0 \stackrel{\pi}{x}
\] & \[
0
\] &  &  &  &  &  &  &  & ¢ \\
\hline \(\sim\) &  &  & 号毫 & 号至 &  & 倞 &  &  & ¢ ¢ ¢ & ¢ ¢ ¢ &  & 똥 &  & \[
\underset{\sim}{\text { s }}
\] & ¢ & ¢ \\
\hline － & 鱼 & 塄 &  & 䲞 &  &  &  &  & O & \[
\begin{aligned}
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & \[
\] &  &  &  & \[
\begin{array}{ll}
0 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 0 \\
& \hline
\end{aligned}
\] \\
\hline & \[
\frac{0}{\mathrm{C}}
\] & 余丘 & \[
\begin{array}{ll}
\text { 号进 } \\
\hline
\end{array}
\] & 完至 &  & 完 &  & 余交充 & \[
\] &  & \[
\] & \[
\begin{array}{ll}
0 & \text { 至 } \\
\hline \text { 足 } \\
\hline
\end{array}
\] &  & \[
\begin{aligned}
& \text { 空 } \\
& \text { 安 } \\
& \hline
\end{aligned}
\] &  &  \\
\hline & \(\bigcirc\) & － & \(\sim\) & m & \(\checkmark\) & n & \(\bigcirc\) & へ & \(\infty\) & の & ＜ & ■ & 0 & － & ш & \(\stackrel{ }{4}\) \\
\hline
\end{tabular}

Operation code map（2／3）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \({ }^{4}\) & 枈 &  &  &  & \[
\frac{\infty}{4}
\] & \[
\frac{\infty}{\frac{\pi}{x}}
\] &  & 毕完 & 展 &  &  &  & \[
\left|\begin{array}{cc}
\infty \\
\frac{\pi}{4} \\
\frac{1}{0} & \stackrel{y}{0} \\
\frac{1}{2}
\end{array}\right|
\] &  & \[
\left.\begin{array}{|c|c}
\infty \\
\frac{N}{4} \\
\frac{2}{2} \\
\frac{N}{4}
\end{array} \right\rvert\,
\] &  \\
\hline & ш & 年 齿 & 冎 & 边 & ¢ & \(\stackrel{\infty}{4}\) & ¢ & \(\stackrel{\text { co }}{\substack{5 \\ 0}}\) & \(\stackrel{\infty}{\sim}\) & 윽 는 & 冎 & \(\stackrel{\text { ¢ }}{\substack{4 \\ 4}}\) & 发钲 & 为 &  & 込 & ¢ \\
\hline & \(\bigcirc\) & \(\bigcirc{ }^{\text {c }}\) &  &  &  &  & \[
0-\stackrel{\infty}{\infty}
\] &  & \[
0
\] & \[
\frac{\square}{\Sigma}
\] & 》 & & & & & & \\
\hline & \(\bigcirc\) & \(\bigcirc \stackrel{\text { ¢ }}{\substack{\text { ¢ }}}\) & \(\bigcirc\) & \(\bigcirc \stackrel{\text { ¢ }}{\substack{\text { ¢ }}}\) & O & \[
9
\] &  &  & \[
0 \stackrel{\circ}{\stackrel{\circ}{\square}}
\] & \(9 \sum_{4}^{\text {¢ }}\) & \(\bigcirc\)－坒 & \(9^{\text {¢ }}\) & \(9 \stackrel{0}{8}\) & \(\bigcirc{ }^{\text {2 }}\) & \(\bigcirc{ }^{\text {a }}\) & \(9 \stackrel{\text { a }}{\substack{\text { a }}}\) & \(\bigcirc \stackrel{\text { áa }}{\substack{8}}\) \\
\hline & \(\infty\) & 豪窝 & 号㖖 & 号髧 &  & ¢ ¢ ¢ ¢ & ¢ 缶 & 등 &  & ¢ & 或 皆 & 糺 & & ㅇ．窖 & 道意 & 읃 &  \\
\hline & \(<\) & 产 & 믕 m & 豆 \(\stackrel{\text { ¢ }}{\underline{\text { c }}}\) & 흥 코 & 运 & ¢ & 宸竜 & 을 포 & 免 & & &  & & & \(\stackrel{\square}{\text { ² }}\) & \(\stackrel{\text { a }}{\text { a }}\) \\
\hline & \(\sigma\) & \(\stackrel{\rightharpoonup}{x} \times\) & 륻 & \[
\text { 社 } \stackrel{F}{\tilde{\tilde{i}}}
\] & 로 로 & \(\stackrel{\text { U }}{\sim}\) & 글 \(\sim\) & 号豆 & 웆 코 & \(\stackrel{\circledR}{¢}\) ¢ & \(\stackrel{\Upsilon}{¢}\) ¢ &  & \(\underset{\Upsilon}{\text { ¢ }}\) 포 & \({ }_{\text {¢ }}^{\times 1}\) &  &  & ㅇㅜㄸ 로 \\
\hline & \(\infty\) & ¢ & の \(\propto\) &  & ¢ 코 & あ & のゅ & あ \({ }_{\text {亏 }}^{\text {¢ }}\) & ふ & 免 & 乒m & 采䓣 & 欧 \({ }_{0}\) & \(\stackrel{\text { c }}{\text { c }}\) & 号 & \[
\stackrel{\rightharpoonup}{\tilde{\dot{\tilde{x}}}}
\] & 룽 로 \\
\hline & \(\cdots\) &  &  &  &  & &  & & &  &  &  &  & & 5 & & \\
\hline & \(\bigcirc\) &  & \[
9 \stackrel{\substack{\overline{7} \\ \hline}}{\sum_{3}}
\] &  &  &  &  &  &  &  &  &  & \[
9 \stackrel{\substack{7 \\ I}}{\substack{ \pm}}
\] &  &  &  &  \\
\hline & \(\checkmark\) &  &  & \[
9 \frac{\sqrt{7}}{8}
\] & \[
0 \frac{7}{\sum_{8}^{7}}
\] & \[
0 \begin{array}{r}
\frac{8}{7} \\
0
\end{array}
\] &  &  & \[
0
\] &  &  &  &  &  &  & \(\bigcirc \stackrel{\substack { \text { ¢ } \\ \begin{subarray}{c}{\text { x }{ \text { ¢ } \\ \begin{subarray} { c } { \text { x } } }\end{subarray}}{ }\) & \(\bigcirc \stackrel{\text { ¢ }}{\substack{ \pm \pm+ \pm}}\) \\
\hline & m &  & \[
0 \begin{array}{r}
\frac{7}{7} \\
0 \\
\hline
\end{array}
\] &  & \[
0
\] &  & \[
0
\] &  & \[
\underset{\sim}{\stackrel{\Sigma}{玉}}
\] &  &  &  &  &  &  &  &  \\
\hline & \(\sim\) &  &  & 豪震 &  & 号萑 & 号窉宔 &  & 号 &  &  & 둥 &  &  &  &  &  \\
\hline & \(-\) &  & 亳 & 亳震 & 品 &  & 品共 & \[
0
\] &  & \[
\left\lvert\, \begin{gathered}
\frac{\overline{7}}{\mathbf{7}} \\
0 \\
0 \\
\hline
\end{gathered}\right.
\] &  & \[
\begin{array}{ll} 
\\
\hline 0 \\
0 & \frac{7}{x} \\
\frac{x}{4}
\end{array}
\] &  & \[
0
\] &  &  &  \\
\hline & \(\bigcirc\) &  &  & 豪震 & 号需 & 准菅 &  &  &  &  & \[
\begin{array}{|l|l|}
\hline & \overline{7} \\
0 \\
0 \\
0 \\
\hline
\end{array}
\] &  & \[
\] & \[
\] &  &  &  \\
\hline & － & \(\bigcirc\) & － & ～ & m & \(\checkmark\) & ம & \(\bigcirc\) & \(\wedge\) & \(\infty\) & の & ＜ & \(\infty\) & 0 & － & ш & ц \\
\hline
\end{tabular}

Operation code map (3/3)
2nd operation code (1st operation code = CF)

appendix B Instruction List by Addressing Mode
Instruction list by addressing mode (1/12)


Instruction list by addressing mode (2/12)


Instruction list by addressing mode (3/12)
8-bit Transfer


Instruction list by addressing mode (4/12)


Instruction list by addressing mode（5／12）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{3}{*}{\[
\begin{aligned}
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\]} & \[
\begin{array}{|c|}
\hline 0 \\
\vdots \\
0 \\
\hline
\end{array}
\] & & & & & & & & \\
\hline & & \[
\sum_{\infty}^{\infty}
\] & & & & & & & & \\
\hline & & \[
\begin{aligned}
& \stackrel{\rightharpoonup}{7} \\
& \text { Nㅡㅇ } \\
& 0
\end{aligned}
\] & & & & & & & & \\
\hline & \multirow[b]{3}{*}{\[
\begin{aligned}
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& \vdots \\
& \vdots \\
& \vdots \\
& 0
\end{aligned}
\]} & \[
\begin{array}{|c}
\hline 0 \\
\hline 0 \\
0 \\
\hline
\end{array}
\] & in & \(\cdots\) & in & in & in & n & n & in \\
\hline & & \[
{\underset{\sim}{\infty}}_{\infty}^{\infty}
\] & \(\cdots\) & \(m\) & \(\cdots\) & \(m\) & \(\cdots\) & m & \(m\) & \(m\) \\
\hline & &  & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{x}} \\
& \underset{\sim}{0}
\end{aligned}
\] &  & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{x}} \\
& \underset{\sim}{0}
\end{aligned}
\] & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{\dot{N}}} \\
& \underset{\sim}{2}
\end{aligned}
\] &  & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{x}} \\
& \underset{\sim}{m}
\end{aligned}
\] & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{x}} \\
& \underset{\oplus}{m}
\end{aligned}
\] & \[
\begin{aligned}
& \underset{\dot{\sim}}{\underset{\sim}{\dot{N}}} \\
& \underset{\sim}{2}
\end{aligned}
\] \\
\hline & \multirow[t]{3}{*}{} & \[
\begin{array}{ll}
0 \\
0 \\
0 \\
0
\end{array}
\] & & & & & & & & \\
\hline & & \[
\sum_{\infty}^{\infty}
\] & & & & & & & & \\
\hline & & ت
On
0 & & & & & & & & \\
\hline \multicolumn{2}{|r|}{\multirow[b]{3}{*}{}} & \[
\begin{array}{|l|}
\hline 0 \\
0 \\
0 \\
\hline
\end{array}
\] & & & & & & & & \\
\hline & & \[
\sum_{\infty}^{\infty}
\] & & & & & & & & \\
\hline & & \[
\left|\begin{array}{l}
\stackrel{\rightharpoonup}{E} \\
\stackrel{\rightharpoonup}{5} \\
\stackrel{\rightharpoonup}{0}
\end{array}\right|
\] & & & & & & & & \\
\hline & \multirow[b]{3}{*}{} & \[
\begin{array}{|c}
\hline 0 \\
\hline 0 \\
0 \\
\hline
\end{array}
\] & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & \(\checkmark\) & ナ & \(\downarrow\) & \(\checkmark\) & \(\downarrow\) \\
\hline & & \[
\underset{\sim}{\infty}
\] & N & \(\sim\) & \(\sim\) & N & N & N & N & N \\
\hline & & \[
\left|\begin{array}{l}
\text { 霛 } \\
\stackrel{0}{0}
\end{array}\right|
\] & 玉 & 戸 & 玉 & 戸 & 폴 & 戸 & 戸 & 玉 \\
\hline & \multirow[b]{3}{*}{} & 苍 & \(m \mathrm{~m}\) & \(m \mathrm{~m}\) & \(m \mathrm{~m}\) & m m & \(m \mathrm{~m}\) & \(m m\) & \(m m\) & m m \\
\hline & & \[
\sum_{\infty}^{\infty}
\] & \(\sim \sim\) & \(\sim \sim\) & \(\sim \sim\) & \(\sim \sim\) & N & \(\sim \sim\) & \(\sim \sim\) & \(\sim \sim\) \\
\hline & &  & \(\varangle\) ■ & ＜\(\quad\) ¢ & ＜\(\quad\) & \(\ll \infty\) & ＜\(\quad\) & ＜\(\quad\) ¢ & \(\ll \infty\) & \(\varangle \quad \infty\) \\
\hline & \multirow[b]{3}{*}{} & － & & & & & & & & \\
\hline & & \[
\sum_{n}^{\infty}
\] & & & & & & & & \\
\hline & &  & & & & & & & & \\
\hline & \multicolumn{2}{|r|}{\[
\begin{aligned}
& .0 \\
& 0 \\
& 0 \\
& \dot{0} \\
& \sum
\end{aligned}
\]} & \[
\underset{\sim}{x}
\] & \[
\frac{1}{\underline{x}}
\] & \[
\underset{\sim}{\mathbf{q}}
\] & \[
\begin{aligned}
& 0 \\
& \mathbf{x} \\
& \boldsymbol{\sim}
\end{aligned}
\] & \[
\stackrel{\leftrightarrows}{\omega}
\] & \[
\frac{1}{\boldsymbol{\omega}}
\] & \[
\frac{\mathbb{\square}}{\underset{\sim}{\boldsymbol{N}}}
\] & \[
\frac{\underset{\sim}{\boldsymbol{N}}}{\substack{2}}
\] \\
\hline
\end{tabular}

Instruction list by addressing mode（6／12）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \[
\begin{array}{|l|}
\hline 0 \\
\hline 0 \\
0
\end{array}
\] & & & & & & & & & & & & \\
\hline & 关 & \[
\begin{aligned}
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & & & & & & & & & & & & \\
\hline &  &  & & & & & & & & & & & & \\
\hline & & \[
\begin{gathered}
0 \\
\hline 0 \\
0
\end{gathered}
\] & & & & & & & & & & & & \\
\hline & \[
\begin{aligned}
& \text { D } \\
& 0 \\
& 0
\end{aligned}
\] & \[
0
\] & & & & & & & & & & & & \\
\hline & 唯 &  & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & \\
\hline &  & \[
\begin{aligned}
& \text { 号 } \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & & \\
\hline &  &  & & & & & & & & & & & & \\
\hline & & 号 & & & & & & & & & & & & \\
\hline & 苞 & \[
\begin{gathered}
0 \\
\\
\hline
\end{gathered}
\] & & & & & & & & & & & & \\
\hline &  &  & & & & & & & & & & & & \\
\hline & & 毫 & －＋＋＋ & ＋＋＋＋ & ＋+ & －+ & ＋+ & －＋＋＋ & ＋＋＋＋ & ＋＋＋＋ & ＋＋＋＋ & ＋＋ & ＋+ & \(\checkmark\)＋ \\
\hline & ＂00 & \[
0
\] & \(\sim \sim \sim \sim\) & \(\sim \sim \sim \sim\) & \(\sim \sim\) & \(\sim \sim\) & \(\sim \sim\) & の N N & \(\sim \sim \sim \mathrm{N}\) & の N N & N & ～ N & \(\sim \sim\) & \(\sim \sim\) \\
\hline &  &  &  &  & \[
\begin{array}{ll}
\stackrel{a}{x} \\
\underset{\sim}{x} \\
\underline{x} \\
\hline
\end{array}
\] &  & \[
\left\lvert\, \begin{array}{ll}
\substack{1 \\
m \\
0 \\
0} & 0 \\
0 & 0
\end{array}\right.
\] &  &  &  &  &  &  &  \\
\hline & &  & m & m & m & m & ＋ & \(\checkmark\) & ＋ & m & m & m & m & ＋ \\
\hline & ． & \[
0
\] & m & m & m & m & ＋ & ＋ & ＋ & m & m & m & m & ＋ \\
\hline &  & \[
\left|\begin{array}{l}
\text { 䔍 } \\
\stackrel{\rightharpoonup}{0} \\
0
\end{array}\right|
\] &  &  & \[
\] &  &  &  &  &  &  &  &  &  \\
\hline & &  & | & & & & &  & & \[
\begin{aligned}
& \boldsymbol{m} \\
& \boldsymbol{\omega}
\end{aligned}
\] & & & & \\
\hline
\end{tabular}

Instruction list by addressing mode（7／12）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{3}{*}{\[
\begin{aligned}
& 0 \\
& 0.0 \\
& 0 \\
& 00 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\]} & O & & & & & & & & & \\
\hline & & \[
\begin{array}{|c|c}
0 \\
\hline 0 \\
\hline
\end{array}
\] & & & & & & & & & \\
\hline & & \[
\left|\begin{array}{l}
\text { 总 } \\
\vdots \\
0 \\
0 \\
0
\end{array}\right|
\] & & & & & & & & & \\
\hline & \multirow{3}{*}{\[
\cong
\]} & － & & & & & & & & & \\
\hline & & N & & & & & & & & & \\
\hline & & \[
\left|\begin{array}{l}
\text { 歌 } \\
\vdots \\
0 \\
0
\end{array}\right|
\] & & & & & & & & & \\
\hline & \multirow[t]{3}{*}{} & & & & & & & & & & \\
\hline & & \[
\sum_{0}^{2}
\] & & & & & & & & & \\
\hline & & \[
\left|\begin{array}{l}
\text { 彩 } \\
\vdots \\
0 \\
0
\end{array}\right|
\] & & & & & & & & & \\
\hline & \multirow[t]{3}{*}{} & 萢 & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & \multirow[b]{3}{*}{} & & & & & & & & & & \\
\hline & & & & & & & & & & & \\
\hline & & 들 & & & & & & & & & \\
\hline & \multirow[b]{3}{*}{} & 0 & & ＊\(+*\) & ＊\(+*\) & －ナ＋ & ナ＋＋ & & ＊+ & の N （ \({ }^{\text {a }}\) & の \({ }^{\text {a }}\) N \\
\hline & & \[
\begin{array}{|c|}
\hline 0 \\
\hline
\end{array}
\] & & ก（ N & （4～a & an a & ana & & ～\(\sim\) & －－－－ & －－－－－ \\
\hline & &  & &  &  &  &  & &  &  &  \\
\hline & \multirow[b]{3}{*}{} & － & & & \(\checkmark\) & m & m & m m & \(\rightarrow\) & & \\
\hline & & \[
\sum_{n}^{0}
\] & & ＋ & \(\checkmark\) & m & m & \(\cdots m\) & ＋ & & \\
\hline & & 믕 & &  &  &  &  &  &  & & \\
\hline & \multicolumn{2}{|r|}{} & & \[
\cdots
\] & & 0 & & & & \[
\underset{\underline{U}}{\mathbf{U}}
\] & \[
\underset{\sim}{\mathbf{u}}
\] \\
\hline
\end{tabular}

Instruction list by addressing mode（8／12）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{3}{*}{}} & & in & & & in & & n & & in & & \(\bigcirc\) & \\
\hline & & 0 & \(\cdots\) & & & m & & n & & m & & ＋ & \\
\hline & & \[
\begin{array}{|c}
\text { 敬 } \\
0
\end{array}
\] &  & & &  & & \[
\begin{aligned}
& \underset{\substack{x}}{\substack{\Sigma \\
\underline{x}}}
\end{aligned}
\] & & \[
\begin{aligned}
& \underset{y}{x} \\
& \underset{\Sigma}{\Sigma}
\end{aligned}
\] & & \[
\begin{aligned}
& \underset{\Sigma}{5} \\
& \frac{5}{c} \\
& i
\end{aligned}
\] & \\
\hline & \multirow[b]{3}{*}{} & \multirow[b]{3}{*}{} & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & \\
\hline \multicolumn{3}{|r|}{\multirow[t]{3}{*}{}} & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & \\
\hline & & & & & & & & & & & & & \\
\hline \multicolumn{2}{|r|}{\multirow[t]{3}{*}{}} & & \(\bigcirc\) & & & \(\bigcirc\) & & \(\bigcirc\) & & \(\bigcirc\) & & & \\
\hline & & & \(\cdots\) & & & m & & m & & m & & & \\
\hline & & &  & & &  & &  & & \[
\begin{aligned}
& \hline \bar{\nabla} \\
& + \\
& \vdots \\
& \stackrel{0}{0} \\
& \\
& \hline
\end{aligned}
\] & & & \\
\hline \multicolumn{2}{|r|}{\multirow[t]{3}{*}{}} & & & nn & & & & n & & n \(n\) & & & \\
\hline & & & \(\sim\) & \(\cdots\) & & & & N & & a & & & \\
\hline & & & &  & & & & & & & & & \\
\hline \multicolumn{2}{|r|}{\multirow[b]{3}{*}{}} & & & \(\cdots \mathrm{a}\) & & & & & & a & & acad & n \(n\) m \(n 6\) \\
\hline & & & \(\sim\) & a & & & & & & a & & acan & のmmm＋ \\
\hline & & &  &  & & & &  & & & &  &  \\
\hline \multicolumn{2}{|r|}{\multirow[b]{3}{*}{}} & 离 & \(\cdots\) & & & m & & m & & m & & ＋ & \\
\hline & & 离 & \(\cdots\) & & & m & & m & & m & & \(\checkmark\) & \\
\hline & & 烒 &  & & &  & &  & &  & &  & \\
\hline & \multicolumn{3}{|r|}{} & & & & & & & & & & \\
\hline
\end{tabular}
16-bit Transfer


Instruction list by addressing mode (10/12)
Branch


Instruction list by addressing mode (11/12)



\section*{appendix C Instruction Index}
ADC: 8-bit Addition with Carry
ADC A, A ..... 60
ADC A, B ..... 60
ADC A, \#nn ..... 60
ADC A,[BR:ll] ..... 60
ADC A, [hhll] ..... 61
ADC A, [HL] ..... 61
ADC A, [IX] ..... 62
ADC A, [IX+dd] ..... 62
ADC A, [IX+L] ..... 63
ADC A, [IY] ..... 62
ADC A, [IY+dd] ..... 62
ADC A, [IY+L] ..... 63
ADC [HL], A ..... 63
ADC [HL], \#nn ..... 64
ADC [HL], [IX] ..... 64
ADC [HL], [IY] ..... 64
ADC: 16-bit Addition with Carry
ADC BA, BA ..... 65
ADC BA, HL ..... 65
ADC BA, IX ..... 65
ADC BA, IY ..... 65
ADC BA, \#mmnn ..... 65
ADC HL, BA ..... 66
ADC HL, HL ..... 66
ADC HL, IX ..... 66
ADC HL, IY ..... 66
ADC HL, \#mmnn ..... 66
ADD: 8-bit Addition
ADD A, A ..... 67
ADD A, B ..... 67
ADD A, \#nn ..... 67
ADD A,[BR:ll] ..... 67
ADD A, [hh \(l l]\) ..... 68
ADD A, [HL] ..... 68
ADD A, [IX] ..... 68
ADD A, [IX+dd] ..... 69
ADD A, [IX+L] ..... 69
ADD A, [IY] ..... 68
ADD A, [IY+dd] ..... 69
ADD A,[IY+L] ..... 69
ADD [HL], A ..... 70
ADD [HL], \#nn ..... 70
ADD [HL], [IX] ..... 71
ADD [HL], [IY] ..... 71
ADD: 16-bit Addition
ADD BA, BA ..... 71
ADD BA, HL ..... 71
ADD BA, IX ..... 71
ADD BA, IY ..... 71
ADD BA, \#mmnn ..... 72
ADD HL, BA ..... 72
ADD HL, HL ..... 72
ADD HL, IX ..... 72
ADD HL,IY ..... 72
ADD HL, \#mmnn ..... 72
ADD IX, BA ..... 73
ADD IX, HL ..... 73
ADD IX, \#mmnn ..... 73
ADD IY, BA ..... 73
ADD IY, HL ..... 73
ADD IY, \#mmnn ..... 74
ADD SP, BA ..... 74
ADD SP, HL ..... 74
ADD SP, \#mmnn ..... 74
AND: Logical Product
AND A, A ..... 75
AND A, B ..... 75
AND A, \#nn ..... 75
AND A, [BR: ll] ..... 75
AND A, [hh \(l l]\) ..... 76
AND A, [HL] ..... 76
AND A, [IX] ..... 76
AND A, [IX+dd] ..... 77
AND A, [IX+L] ..... 77
AND A, [IY] ..... 76
AND A, [IY+dd] ..... 77
AND A, [IY+L] ..... 77
AND B, \#nn ..... 78
AND H, \#nn ..... 78
AND L, \#nn ..... 78
AND SC, \#nn ..... 79
AND [BR: \(l l], \# n n\) ..... 79
AND [HL], A ..... 79
AND [HL], \#nn ..... 80
AND [HL], [IX] ..... 80
AND [HL],[IY] ..... 80
BIT: Bit Test
BIT A, B ..... 81
BIT A, \#nn ..... 81

BIT: Bit Test
BIT B,\#nn ..... 81
BIT [BR: \(l l]\), \#nn ..... 82
BIT [HL], \#nn ..... 82
CALL: Indirect Call
CALL [hhll] ..... 83
CARL: Relative Call (long)
CARL C, qqrr ..... 85
CARL NC, qqrr ..... 85
CARL NZ, qqrr ..... 85
CARL qqrr ..... 84
CARL Z, qqrr ..... 85
CARS: Relative Call (short)
CARS C, rr ..... 87
CARS \(\mathrm{F} 0, \mathrm{rr}\) ..... 88
CARS F 1 , rr ..... 88
CARS F2, rr ..... 88
CARS F3, rr ..... 88
CARS GE, rr ..... 88
CARS GT, rr ..... 88
CARS LE, rr ..... 88
CARS LT, rr ..... 88
CARS M, rr ..... 88
CARS NC, rr ..... 87
CARS NF0, rr ..... 88
CARS NF1, rr ..... 88
CARS NF2, rr ..... 88
CARS NF3, rr ..... 88
CARS NV, rr ..... 88
CARS NZ, rr ..... 87
CARS P , rr ..... 88
CARS rr ..... 86
CARS V,rr ..... 88
CARS Z, rr ..... 87
CP: 8-bit Comparison
CP A, A ..... 90
CP A, B ..... 90
CP A, \#nn ..... 90
CP A, \([\mathrm{BR}: l l]\) ..... 90
CP A, [hh \(l l]\) ..... 91
CP A, [HL] ..... 91
CP A, [IX] ..... 92
CP A, [IX+dd] ..... 92
CP A, [IX+L] ..... 93
\(\mathrm{CP} \quad \mathrm{A},[\mathrm{IY}]\) ..... 92
CP A, [IY+dd] ..... 92
CP A, [IY+L] ..... 93

\section*{CP: 8-bit Comparison}
CP B, \#nn ..... 93
CP BR, \#hh ..... 94
CP H, \#nn ..... 94
CP L, \#nn ..... 94
CP [BR: ll], \#nn ..... 95
CP [HL], A ..... 95
CP [HL], \#nn ..... 96
CP [HL], [IX] ..... 96
CP [HL], [IY] ..... 96
CP: 16-bit Comparison
CP BA, BA ..... 97
CP BA, HL ..... 97
CP BA, IX ..... 97
CP BA, IY ..... 97
CP BA, \#mmnn ..... 97
CP HL, BA ..... 98
CP HL, HL ..... 98
CP HL, IX ..... 98
CP HL, IY ..... 98
CP HL, \#mmnn ..... 98
CP IX, \#mmn ..... 99
CP IY, \#mmn ..... 99
CP SP, BA ..... 100
CP SP, HL ..... 100
CP SP, \#mmnn ..... 100
CPL: Complement of 1
CPL A ..... 101
CPL B ..... 101
CPL [BR: \(l l]\) ..... 101
CPL [HL] ..... 101
DEC: 8-bit Decrement (-1)
DEC A ..... 102
DEC B ..... 102
DEC BR ..... 102
DEC H ..... 102
DEC L ..... 102
DEC [BR: \(l l]\) ..... 102
DEC [HL] ..... 103
DEC: 16-bit Decrement (-1)
DEC BA ..... 103
DEC HL ..... 103
DEC IX ..... 103
DEC IY ..... 103
DEC SP ..... 103
DIV: Division
DIV ..... 104
DJR: Relative Jump with B Register DecrementDJR NZ, rr104
EX: 8-bit Data Exchange
EX A, B ..... 105
EX A, [HL] ..... 105
EX: 16-bit Data Exchange
EX BA, HL ..... 105
EX BA, IX ..... 105
EX BA,IY ..... 105
EX BA, SP ..... 105
HALT: HALT mode
HALT ..... 106
INC: 8-bit Increment (+1)
INC A ..... 106
INC B ..... 106
INC BR ..... 106
INC H ..... 106
INC L ..... 106
INC [BR:ll] ..... 107
INC [HL] ..... 107
INC: 16-bit Increment (+1)
INC BA ..... 107
INC HL ..... 107
INC IX ..... 107
INC IY ..... 107
INC SP ..... 108
INT: Software Interrupt
INT [kk] ..... 108
JP: Indirect Jump
JP HL ..... 109
JP [kk] ..... 109
JRL: Relative Jump (long)
JRL C, qqrr ..... 111
JRL NC, qqri ..... 111
JRL NZ, qqrr ..... 111
JRL qqrr ..... 110
JRL Z, qqrr ..... 111
JRS: Relative Jump (short)
JRS C, rr ..... 113
JRS F 0 , rr ..... 113
JRS \(\quad \mathrm{F} 1, \mathrm{rr}\) ..... 113
JRS \(\quad \mathrm{F} 2\), rr ..... 113
JRS F3, rr ..... 113

JRS: Relative Jump (short)
JRS GE, rr ..... 113
JRS GT, rr ..... 113
JRS LE, rr ..... 113
JRS LT, rr ..... 113
JRS M, rr. ..... 113
JRS NC, rr ..... 113
JRS NF0, rr ..... 113
JRS NF1, rr ..... 113
JRS NF2, rr ..... 113
JRS NF3, rr ..... 113
JRS NV, rr ..... 113
JRS NZ, rr ..... 113
JRS \(\quad \mathrm{P}\), rr ..... 113
JRS \(\quad \mathrm{rr}\) ..... 112
JRS \(\quad \mathrm{V}, \mathrm{rr}\) ..... 113
JRS Z, rr ..... 113
LD: 8-bit Load
LD A, A ..... 115
LD A, B ..... 115
LD A, BR ..... 115
LD A, EP ..... 116
LD A, H ..... 115
LD A, L. ..... 115
LD A, NB ..... 116
LD A, SC ..... 115
LD A, XP ..... 116
LD A, YP ..... 116
LD A, \#nn ..... 122
LD A, \([\mathrm{BR}: l l]\) ..... 125
LD A, [hhll] ..... 127
LD A, [HL] ..... 127
LD A, [IX] ..... 129
LD A, [IX+dd] ..... 132
LD A, [IX+L] ..... 135
LD A, [IY]. ..... 130
LD A, [IY+dd] ..... 133
LD A, [IY+L] ..... 136
LD B, A ..... 115
LD B, B ..... 115
LD B, H ..... 115
LD B, L ..... 115
LD B, \#nn ..... 122
LD B, \([\mathrm{BR}: l l]\) ..... 125
LD B, [hhll] ..... 127
LD B, [HL] ..... 127
LD B, [IX] ..... 129
LD B, [IX+dd] ..... 132
LD B, [IX+L] ..... 135
LD B, [IY] ..... 130

\section*{LD: 8-bit Load}
LD
133

LD B, [IY+L] ................................. 136
LD BR, A....................................... 116
LD BR, \#hh .................................... 122
LD EP, A ...................................... 117
LD EP, \#pp .................................... 123
LD H, A ......................................... 115
LD H, B ......................................... 115
LD H, H .......................................... 115
LD H, L......................................... 115
LD H, \#nn ...................................... 122
LD H, [BR: \(l l]\).................................. 125
LD H, [hhll] .................................... 127
LD H, [HL] .................................... 127
LD H, [IX] ..................................... 129
LD H, [IX+dd] ............................... 132
LD H,[IX+L] ................................ 135
LD H, [IY] ..................................... 130
LD H, [IY+dd] ................................ 133
LD H, [IY+L] ................................. 136
LD L, A......................................... 115
LD L, B .......................................... 115
LD L, H......................................... 115
LD L, L .......................................... 115
LD L, \#nn ...................................... 122
LD L, [BR:ll] .................................. 125
LD L, [hhll] .................................... 127
LD L, [HL] .................................... 127
LD L, [IX]...................................... 129
LD L, [IX+dd] ................................ 132
LD L, [IX+L] ................................. 135
LD L, [IY]...................................... 130
LD L, [IY+dd] ................................ 133
LD L, [IY+L] .................................. 136
LD NB, A ...................................... 117
LD NB, \#bb ..................................... 123
LD SC, A ....................................... 116
LD SC, \#nn ...................................... 122
LD XP, A ....................................... 117
LD XP, \#pp ..................................... 123
LD YP, A ....................................... 117
LD YP, \#pp ..................................... 124
LD [BR:ll], A.................................. 117
LD [BR:ll], B .................................. 117
LD [BR:ll], H................................... 117

LD [BR: \(l l]\), \#nn............................... 124
LD [BR:ll], [HL]............................. 128
LD [BR:ll], [IX].............................. 129
LD [BR:ll], [IY].............................. 131

\section*{LD: 8-bit Load}
LD
[hhll], A
118

LD [hhll], B ................................... 118
LD [hhll], H .................................... 118
LD [hhll], L..................................... 118
LD [HL], A .................................... 118
LD [HL], B .................................... 118
LD [HL], H .................................... 118
LD [HL], L ..................................... 118
LD [HL], \#nn ................................. 124
LD [HL], [BR:Il] ............................. 126
LD [HL], [HL] ................................ 128
LD [HL], [IX] ................................. 129
LD [HL], [IX+dd] ........................... 132
LD [HL], [IX+L] ............................ 135
LD [HL], [IY] .................................. 131
LD [HL], [IY+dd] ........................... 134
LD [HL], [IY+L] ............................ 137
LD [IX], A ..................................... 119
LD [IX], B ...................................... 119
LD [IX], H ..................................... 119
LD [IX], L...................................... 119
LD [IX], \#nn ................................... 125
LD [IX], [BR:Il] .............................. 126
LD [IX], [HL] ................................. 128
LD [IX], [IX] ................................. 130
LD [IX], [IX+dd] ............................. 133
LD [IX], [IX+L] .............................. 136
LD [IX], [IY] ................................. 131
LD [IX], [IY+dd] ............................ 134
LD [IX], [IY+L] ............................. 137
LD [IX+dd], A ................................ 120
LD [IX+dd], B ................................ 120
LD [IX+dd], H ................................ 120
LD [IX+dd], L ................................. 120
LD [IX+L], A ................................. 121
LD [IX+L], B .................................. 121
LD [IX+L], H ................................. 121
LD [IX+L], L ................................... 121
LD [IY], A ..................................... 119
LD [IY], B ..................................... 119
LD [IY], H ..................................... 119
LD [IY], L....................................... 119
LD [IY], \#nn ................................... 125
LD [IY], [BR:Il] .............................. 126
LD [IY], [HL] ................................. 128
LD [IY], [IX] ................................. 130
LD [IY], [IX+dd] ............................ 133
LD [IY], [IX+L] ............................. 136
LD [IY], [IY] ................................. 131
LD [IY], [IY+dd] ............................ 134

\section*{LD: 8-bit Load}
\begin{tabular}{|c|c|}
\hline LD & [IY], [IY+L] ............................ 137 \\
\hline LD & [IY+dd], A ............................... 120 \\
\hline LD & [IY+dd], B ............................... 120 \\
\hline LD & [IY+dd], H ............................... 120 \\
\hline LD & [IY+dd], L ............................... 120 \\
\hline LD & [IY+L], A ............................... 121 \\
\hline LD & [IY+L], B ................................ 121 \\
\hline LD & [IY+L], H ............................... 121 \\
\hline LD & [IY+L], L ................................ 121 \\
\hline
\end{tabular}

\section*{LD: 16-bit Load}

LD BA, BA .................................... 138
LD BA, HL ..................................... 138
LD BA, IX ...................................... 138
LD BA, IY ...................................... 138
LD BA, PC .................................... 138
LD BA, SP ...................................... 138
LD BA, \#mmnn ............................... 143
LD BA, [hhll] ................................ 144
LD BA, [HL] ................................. 145
LD BA, [IX] ................................... 146
LD BA, [IY] ................................... 146
LD BA, [SP+dd] ............................. 147
LD HL, BA ..................................... 138
LD HL, HL ..................................... 138
LD HL, IX ..................................... 138
LD HL, IY ....................................... 138
LD HL, PC ..................................... 139
LD HL, SP ..................................... 139
LD HL, \#mmnn .............................. 143
LD HL, [hhll] .................................. 144
LD HL, [HL].................................. 145
LD HL, [IX]................................... 146
LD HL, [IY]................................... 146
LD HL, [SP+dd] .............................. 147
LD IX, BA ...................................... 138
LD IX, HL ..................................... 138
LD IX, IX ...................................... 138
LD IX, IY ...................................... 138
LD IX, SP ...................................... 139
LD IX, \#mmnn ............................... 143
LD IX, [hhll] ................................... 144
LD IX, [HL]................................... 145
LD IX, [IX] .................................... 146
LD IX, [IY] .................................... 146
LD IX, [SP+dd] .............................. 147
LD IY, BA ..................................... 138
LD IY, HL ..................................... 138
LD IY, IX ....................................... 138
LD IY, IY ...................................... 138

\section*{LD: 16-bit Load}
LD
IY, SP
139

LD IY, \#mmnn ................................. 143
LD IY, [hhll] ..................................... 144
LD IY, [HL]....................................... 145
LD IY, [IX] ....................................... 146
LD IY, [IY] ........................................ 146
LD IY, [SP+dd] ................................. 147
LD SP, BA ........................................ 140
LD SP, HL ......................................... 140
LD SP, IX ......................................... 140
LD SP, IY ......................................... 140
LD SP, \#mmnn ................................. 144
LD SP, [hh \(l l]\)..................................... 145
LD [hh \(l l]\), BA ................................... 140
LD [hh \(l l]\), HL ..................................... 140
LD [hhll], IX ..................................... 140
LD [hh \(l l]\), IY ...................................... 140
LD [hh \(l l\) ], SP ...................................... 141
LD [HL], BA ..................................... 141
LD [HL], HL ...................................... 141
LD [HL], IX ....................................... 141
LD [HL], IY ...................................... 141
LD [IX], BA ................................... 142
LD [IX], HL .................................... 142
LD [IX], IX ......................................... 142
LD [IX], IY ........................................ 142
LD [IY], BA ...................................... 142
LD [IY], HL ....................................... 142
LD [IY], IX ........................................ 142
LD [IY], IY ....................................... 142
LD [SP+dd], BA ................................ 143
LD [SP+dd], HL ............................... 143
LD [SP+dd], IX .............................. 143
LD [SP+dd], IY ............................. 143
MLT: Multiplication
MLT .................................................... 147
NEG: Negate (complement of 2)
NEG A .................................................. 148
NEG B ................................................. 148
NEG [BR: ll] ......................................... 148
NEG [HL] ............................................. 148
NOP: No Operation
NOP .................................................... 149

\section*{OR: Logical Sum}

OR A, A ............................................. 149
OR A, B ............................................ 149
OR: Logical Sum
OR A, \#nn ..... 149
OR A, [BR: \(l l]\) ..... 150
OR A, [hhll] ..... 150
OR A, [HL] ..... 150
OR A, [IX] ..... 151
OR A, [IX+dd] ..... 151
OR A, [IX+L] ..... 152
OR A, [IY] ..... 151
OR A, [IY+dd] ..... 151
OR A, [IY+L] ..... 152
OR B, \#nn ..... 152
OR ..... 153
OR L, \#nn ..... 152
OR SC, \#nn ..... 153
OR [BR:ll],\#nn ..... 153
OR [HL], A ..... 154
OR [HL], \#nn ..... 154
OR [HL], [IX] ..... 154
OR [HL], [IY] ..... 154
PACK: Pack
PACK ..... 155
POP: Pop
POP A ..... 155
POP ALE ..... 157
POP ..... 157
POP B ..... 155
POP BA ..... 155
POP BR ..... 156
POP EP ..... 156
POP H ..... 155
POP HL ..... 155
POP IP ..... 156
POP IX ..... 155
POP IY ..... 155
POP L ..... 155
POP SC ..... 156
PUSH: Push
PUSH A ..... 158
PUSH ALE ..... 160
PUSH ALL ..... 160
PUSH B ..... 158
PUSH BA ..... 158
PUSH BR ..... 159
PUSH EP ..... 159
PUSH H ..... 158
PUSH HL ..... 158
PUSH IP ..... 159
PUSH: Push
PUSH IX ..... 158
PUSH IY ..... 158
PUSH L ..... 158
PUSH SC ..... 160
RET: Return
RET ..... 161
RET: Return from Exception Processing
RETE ..... 161
RET: Return \& Skip
RETS ..... 162
RL: Rotate to Left with Carry
RL A ..... 162
RL B ..... 162
RL [BR: \(l l]\) ..... 163
RL [HL] ..... 163
RL: Rotate to Left
RLC A ..... 163
RLC B ..... 163
RLC [BR: \(l l]\) ..... 164
RLC [HL] ..... 164
RL: Rotate to Right with Carry
RR A ..... 164
RR B ..... 164
RR [BR:ll] ..... 165
RR [HL] ..... 165
RL: Rotate to Right
RRC A ..... 166
RRC B ..... 166
RRC [BR:ll] ..... 166
RRC [HL] ..... 166
SBC: 8-bit Subtraction with Carry
SBC A, A ..... 167
SBC A, B ..... 167
SBC A, \#nn ..... 167
SBC A, [BR: \(l l]\) ..... 167
SBC A, [hh \(l l]\) ..... 168
SBC A, [HL] ..... 168
SBC A, [IX] ..... 168
SBC A, [IX+dd] ..... 169
SBC A, [IX+L] ..... 169
SBC A, [IY] ..... 168
SBC A, [IY+dd] ..... 169
SBC A, [IY+L] ..... 169
SBC: 8-bit Subtraction with Carry
SBC [HL], A ..... 170
SBC [HL], \#nn ..... 170
SBC [HL], [IX] ..... 171
SBC [HL], [IY] ..... 171
SBC: 16-bit Subtraction with Carry
SBC BA, BA ..... 171
SBC BA, HL ..... 171
SBC BA, IX ..... 171
SBC BA, IY ..... 171
SBC BA, \#mmnn ..... 172
SBC HL, BA ..... 172
SBC HL, HL ..... 172
SBC HL, IX ..... 172
SBC HL, IY ..... 172
SBC HL, \#mmnn ..... 172
SEP: Code Extension
SEP ..... 173
SLA: Shift to Left Arithmetic
SLA A ..... 173
SLA B ..... 173
SLA [BR:ll] ..... 174
SLA [HL] ..... 174
SLL: Shift to Left Logical
SLL A ..... 175
SLL B ..... 175
SLL [BR: \(l l]\) ..... 175
SLL [HL] ..... 176
SLP: SLEEP Mode
SLP ..... 176
SRA: Shift to Right Arithmetic
SRA A ..... 177
SRA B ..... 177
SRA [BR:ll] ..... 177
SRA [HL] ..... 178
SRL: Shift to Right Logical
SRL A ..... 178
SRL B ..... 178
SRL [BR: \(l l]\) ..... 179
SRL [HL] ..... 179
SUB: 8-bit Subtraction
SUB A, A ..... 180
SUB A, B ..... 180
SUB A, \#nn ..... 180

\section*{SUB: 8-bit Subtraction}
SUB A, [BR:ll] ..... 180
SUB A, [hh \(l l]\) ..... 181
SUB A, [HL] ..... 181
SUB A, [IX] ..... 181
SUB A, [IX+dd] ..... 182
SUB A, \([\mathrm{IX}+\mathrm{L}]\) ..... 182
SUB A, [IY] ..... 181
SUB A, [IY+dd] ..... 182
SUB A, \([\mathrm{IY}+\mathrm{L}]\) ..... 182
SUB [HL], A ..... 183
SUB [HL], \#nn ..... 183
SUB [HL], [IX] ..... 184
SUB [HL], [IY] ..... 184
SUB: 16-bit Subtraction
SUB BA, BA ..... 184
SUB BA, HL ..... 184
SUB BA, IX ..... 184
SUB BA, IY ..... 184
SUB ..... 185
SUB ..... 185
SUB HL, HL ..... 185
SUB HL, IX ..... 185
SUB HL, IY ..... 185
SUB HL, \#mmnn ..... 185
SUB IX, BA ..... 186
SUB ..... 186
SUB IX, \#mmnn ..... 186
SUB IY, BA ..... 186
SUB IY, HL ..... 186
SUB IY, \#mmnn ..... 187
SUB SP, BA ..... 187
SUB SP, HL ..... 187
SUB SP, \#mmnn ..... 187
SWAP: Exchange (upper/lower 4 bits)
SWAP A ..... 188
SWAP [HL] ..... 188
UPCK: Unpack
UPCK ..... 188
XOR: Exclusive OR
XOR A, A ..... 189
XOR A, B ..... 189
XOR A, \#nn ..... 189
XOR A, [BR:ll] ..... 189
XOR A, [hh \(l l]\) ..... 190
XOR A, [HL] ..... 190
XOR A, [IX] ..... 190

\section*{XOR: Exclusive OR}
XOR A, [IX+dd] ..... 191
XOR A, [IX+L] ..... 191
XOR A, [IY] ..... 190
XOR A, [IY+dd] ..... 191
XOR A, [IY+L] ..... 191
XOR ..... 192
XOR \(\quad \mathrm{H}, \# \mathrm{nn}\) ..... 192
XOR L, \#nn ..... 192
XOR SC, \#nn ..... 193
XOR [BR: ll], \#nn ..... 193
XOR [HL], A ..... 193
XOR [HL], \#nn ..... 194
XOR [HL], [IX] ..... 194
XOR [HL], [IY] ..... 194

\section*{EPSON International Sales Operations}

\section*{AMERICA}

\section*{EPSON ELECTRONICS AMERICA, INC.}
- HEADQUARTERS -

1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone: +1-310-955-5300 Fax: +1-310-955-5400

\section*{- SALES OFFICES -}

\section*{West}

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone: +1-408-922-0200 Fax: +1-408-922-0238

\section*{Central}

1450 East American Lane, Suite 1550
Schaumburg, IL 60173, U.S.A.
Phone: +1-847-517-7667 Fax: +1-847-517-7601
101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone: +1-815-455-7630 Fax: +1-815-455-7633
Northeast
301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone: +1-781-246-3600 Fax: +1-781-246-5443

\section*{Southeast}

4300 Six Forks Road, Suite 430
Raleigh, NC 27609, U.S.A.
Phone: +1-919-781-7667 Fax: +1-919-781-6778
1700 Spinnaker Drive
Alpharetta, GA 30005, U.S.A.
Phone: +1-770-754-4872 Fax: +1-770-753-0601

\section*{EUROPE}

\section*{EPSON EUROPE ELECTRONICS GmbH}
- HEADQUARTERS -

Riesstrasse 15
80992 Muenchen, GERMANY
Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110
- GERMANY -

\section*{SALES OFFICE}

Breidenbachstrasse 46
D-51373 Leverkusen, GERMANY
Phone: +49-(0)214-83070-0 Fax: +49-(0)214-83070-10

\section*{- UNITED KINGDOM -}

\section*{UK BRANCH OFFICE}

G6 Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

\section*{- FRANCE -}

\section*{FRENCH BRANCH OFFICE}

1 Avenue de I' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

\section*{ASIA}
- HONG KONG, CHINA -

EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road Wanchai, HONG KONG
Phone: +852-2585-4600 Fax: +852-2827-4346
Telex: 65542 EPSCO HX
- CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone: 21-6485-5552 Fax: 21-6485-0775
- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY \& TRADING LTD.
10F, No. 287, Nanking East Road, Sec. 3
Taipei, TAIWAN, R.O.C.
Phone: 02-2717-7360 Fax: 02-2712-9164
Telex: 24444 EPSONTB
HSINCHU OFFICE
13F-3, No. 295, Kuang-Fu Road, Sec. 2
HsinChu 300, TAIWAN, R.O.C.
Phone: 03-573-9900 Fax: 03-573-9169
- SINGAPORE -

EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, \#36-00
Millenia Tower, SINGAPORE 039192
Phone: +65-337-7911 Fax: +65-334-2716
- KOREA -

SEIKO EPSON CORPORATION
KOREA OFFICE
50F, KLI 63 Bldg., 60 Yoido-Dong
Youngdeungpo-Ku, Seoul, 150-010, KOREA
Phone: 02-784-6027 Fax: 02-767-3677
- JAPAN -

\section*{SEIKO EPSON CORPORATION}

ELECTRONIC DEVICES MARKETING DIVISION
Electronic Device Marketing Department IC Marketing \& Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624
ED International Marketing Department I
(Europe \& U.S.A.)
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564
ED International Marketing Department II
(Asia)
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110


In pursuit of "Saving" Technology, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

\section*{EPSON}

\section*{SEIKO EPSON CORPORATION}

ELECTRONIC DEVICES MARKETING DIVISION
- Electronic devices information on Epson WWW server```


[^0]:    Note: Input/output signals may differ from the above table, for example, a peripheral circuit signal may be added by each device of the E0C88 Family.

