

SSC2000 Series

Standard Cell



- Built-in Analog Circuit
- Internal Two Power Supplies (Level Shifter)
- Wide Operating Voltage: 0.9 V to 6.0 V
- Up to 11,000 gates

DESCRIPTION

The SSC2000 series is a CMOS standard cell with low-threshold manufacturing process providing low voltage operation.

Low voltage analog cells and internal two power supplies are available for this series.

The availability of low voltage analog cells along with digital circuit and the internal level shifter provides two power supplies mixed mode applications suitable for Lap-top PCs, Handy Terminals, pagers and hand held computer systems.

FEATURES

● Analog Circuit

OP AMP	4
Comparator	2
Crystal Oscillator	36
CR oscillator	3
Analog Switch	22
Resistor	
Capacitance	

● Internal Two Power Supplies

The SSC2000 series can be chosen with different two power supplies from 0.9 V to 6.0 V.

● Low voltage oscillator starting with minimum 0.9 V.

● I/O level: CMOS, TTL

● This series provides 20 models to I/O combinations of die sizes from 250 to 11000 gates.

PRODUCT LINEUP

Master		SSC 2010	SSC 2020	SSC 2030	SSC 2040	SSC 2050	SSC 2060	SSC 2070	SSC 2080	SSC 2090	SSC 2100	SSC 2110	SSC 2120	SSC 2130	SSC 2140	SSC 2150	SSC 2160	SSC 2170	SSC 2180	SSC 2190	SSC 2200
Features		250	350	450	800	900	1,100	1,400	1,700	2,000	2,400	3,200	3,600	4,000	4,600	6,200	7,600	8,600	9,500	10,500	11,000
Usable BCs		250	350	450	800	900	1,100	1,400	1,700	2,000	2,400	3,200	3,600	4,000	4,600	6,200	7,600	8,600	9,500	10,500	11,000
Number of PADs		40	44	48	60	64	72	80	84	92	100	112	120	124	132	148	160	172	180	188	192
Propagation Delay	Internal Gates	tpd = 8.5ns (standard at 1.5V), tpd = 3.0ns (standard at 3.0V)																			
	Input Buffers	tpd = 12.0ns (standard at 1.5V), tpd = 4.0ns (standard at 3.0V)																			
	Output Buffers	tpd = 40.0ns (standard at 1.5V), tpd = 14.0ns (standard at 3.0V) CL = 15pF																			
Propagation Delay Coefficient	The coefficient value is calculated by multiplying the coefficient value of Max. or Min. for Typ. value for VDD = 1.5V described in the SSC2000 series MSI CELL Library by lowest value or highest value of using voltage. For more information about the coefficient value, contact our sales office for technical support.																				
I/O Level	TTL, CMOS																				
Input Mode	TTL, CMOS, Pull-up/Pull-down, Schmitt, Dual power level interface (Level shifter)																				
Output Mode	Normal, Open drain, 3-state, Bi-directional, Dual power level interface (Level shifter)																				

■ ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{DD1, 2}	-0.3 to 7.0	V
Input voltage	V _I	-0.3 to V _{DD1, 2} + 0.3	V
Output voltage	V _O	-0.3 to V _{DD1, 2} + 0.3	V
Storage temperature	T _{stg}	-65 to 150	°C

■ RECOMMENDED OPERATING CONDITIONS

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD1}	1.5 V	1.35	1.5	1.65	V
	V _{DD2}	3 V (V _{DD1} = 1.5 V)	2.70	3.00	3.30	V
	V _{DD1}	3 V	2.70	3.00	3.30	V
	V _{DD2}	5 V (V _{DD1} = 3.0 V)	4.50	5.00	5.50	V
Allowable supply voltage	V _{DD1, 2}		0.90	—	6.00	V
Operating temperature	T _{opr}		0	—	70	°C

■ ELECTRICAL CHARACTERISTICS


(T_a = 0 to 70°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Standby supply current	I _{DD1}	Static state, V _{DD1} = 1.5 V	—	—	500	nA
	I _{DD1}	Static state, V _{DD1} = 3.0 V	—	—	1.0	μA
	I _{DD2}	Static state, V _{DD2} = 3.0 V per level shifter	—	—	90	nA
	I _{DD2}	Static state, V _{DD2} = 5.0 V per level shifter	—	—	100	nA
High-level output voltage	V _{OH}	V _{DD1} = 1.5 V, I _{OH} = -0.17 mA	1.3	—	—	V
	V _{OH}	V _{DD1, 2} = 3.0 V, I _{OH} = -0.64 mA	2.7	—	—	V
	V _{OH}	V _{DD2} = 5.0 V, I _{OH} = -1.2 mA	4.6	—	—	V
Low-level output voltage	V _{OL}	V _{DD1} = 1.5 V, I _{OL} = 0.58 mA	—	—	0.2	V
	V _{OL}	V _{DD1, 2} = 3.0 V, I _{OL} = 2.2 mA	—	—	0.3	V
	V _{OL}	V _{DD2} = 5.0 V, I _{OL} = 4.0 mA	—	—	0.4	V
High-level input voltage	V _{IH1}	(TTL) V _{DD2} = 5.0 V	1.8	—	—	V
	V _{IH2}	(CMOS) V _{DD1} = 1.5 V	1.25	—	—	V
		(CMOS) V _{DD1, 2} = 3.0 V	2.4	—	—	V
Low-level input voltage	V _{IL1}	(CMOS) V _{DD2} = 5.0 V	3.5	—	—	V
		(TTL) V _{DD2} = 5.0 V	—	—	0.6	V
		(CMOS) V _{DD1} = 1.5 V	—	—	0.25	V
	V _{IL2}	(CMOS) V _{DD1, 2} = 3.0 V	—	—	0.6	V
(CMOS) V _{DD2} = 5.0 V		—	—	1.5	V	
Input leakage current	I _{LI}		-200	—	200	nA


Note) I_{DD2} flows from V_{DD2} to the I/O cell using level shifter.
V_{DD1}: Voltage applied to MSI inside the chip and I/O cell.
V_{DD2}: Another voltage applied to MSI inside the chip and I/O cell.
V_{DD2} ≥ V_{DD1} should be satisfied

■ CHARACTERISTICS CURVES


● Output current characteristic




● tpd vs. CL characteristic and tr / tf vs. CL characteristic



● Propagation delay characteristic and power consumption characteristic



● Level shift circuit propagation delay characteristic



ANALOG CELL CHARACTERISTICS

OP AMP

Single Power Supply 2.5 V to 6.0 V
 Low Voltage Operation 2.5 V (Min.)
 Stand-by Mode

($V_{DD} = 5.0V$ $T_a = 0$ to $70^\circ C$)

Characteristic	Symbol	OP1			OP2			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Offset Voltage	V_{OS}			10			10	mV
Input Common-mode Voltage Range	V_{CM}	0.9		4.5	1.2		4.4	V
Voltage Gain	A_V	70	90		60	80		dB
Common-mode Rejection Ratio	CMRR	70	80		70	80		dB
Power Supply Rejection Ratio	PSRR	60	80		60	80		dB
Supply Current	I_S	10	30	65	35	100	210	μA
Output Short-circuit Current	I_{OS}	5	15		20	60		μA
Slew Rate	SR	0.07	0.15		0.15	0.35		V/ μs
Gain Bandwidth Product	GBW	80	200		130	300		kHz

($V_{DD} = 5.0V$ $T_a = 0$ to $70^\circ C$)

Characteristic	Symbol	OP3			OP4			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Offset Voltage	V_{OS}			10			10	mV
Input Common-mode Voltage Range	V_{CM}	1.2		4.4	1.4		4.2	V
Voltage Gain	A_V	60	80		50	60		dB
Common-mode Rejection Ratio	CMRR	70	80		60	70		dB
Power Supply Rejection Ratio	PSRR	60	80		50	70		dB
Supply Current	I_S	70	200	400	180	470	980	μA
Output Short-circuit Current	I_{OS}	50	150		150	430	800	μA
Slew Rate	SR	0.7	1.5		0.9	2.0		V/ μs
Gain Bandwidth Product	GBW	270	550		220	440		kHz

Operation Voltage Range OP1 – OP3 $V_{DD} = 2.5$ to 6.0 V
 OP4 $V_{DD} = 4.0$ to 6.0 V

Comparator


CMOS Output
 Stand-by Mode

($V_{DD} = 5.0V$ $0^\circ C$ $T_a = 0$ to $70^\circ C$)

Characteristic	Symbol	CM1			CM2			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Offset Voltage	V_{OS}			10			10	mV
Response Time	t_d	0.34	1.34	2.30	0.10	0.41	0.70	μs
Input Common-mode Voltage Range	V_{IC}	0.8		4.8	0.9		4.7	V
Supply Current	I_{CC}	470	810	1250	530	1030	1560	μA


● **Crystal Oscillator**

Oscillation Frequency several 10 kHz to several 10 MHz
 Stand-by Mode
 Oscillator cell is almost upper compatible of SLA100X series




● **CR Oscillator**

Oscillation Frequency $f = 1/(KCR)$
 f : Oscillation Frequency (Hz) ,
 K : Constant (Reference: 1.4 to 2.2)
 R : Resistor (Ω) ,
 C : Capacitance (F)




● **Analog Switch**

Two types of analog switches provided each for the I/O cell and internal cells.
 The low noise type reduces the switching noise.



P : P channel MOS transistor
 N : N channel MOS transistor
 A1, A2 : Inverter



[Low Noise Type]

P1, P2 : P channel MOS transistor
 N1, N2 : N channel MOS transistor
 A1, A2 : Inverter

● **Resistor**

Resistance : 10 k Ω step

Cell	Symbol	Allowance of Step Resistance (k Ω)		
		Min.	Typ.	Max.
RP*	Rp	7	10	20

● **Capacitor**

Capacitance : 1 pF step

Cell	Symbol	Allowance of Step Capacitance (pF)		
		Min.	Typ.	Max.
C*	C	0.7	1.0	1.3

● **TEG sample**


SSC2000 series provides the TEG samples to evaluate the analog characteristics on the target board. And the TEG samples for all analog cells are available except for a resistor and capacitor. The kinds of TEG samples are as follows:

Series	Package	Cell
SSC2140F10	QFP8 - 128 pin	Analog Switch (I/O Cell)
SSC2140F20	QFP8 - 128 pin	OP AMP Comparator Analog Switch (Internal Cell)
SSC2140F30	QFP8 - 128 pin	Crystal Oscillator Circuit CR Oscillator Circuit

● **Internal Two Power Supplies (Level Shifter)**


SSC2000 series provides the level shifter on the internal cells. There are two types of the internal two power supplies MSI cells, the MSI cells on the VDD1 line and the MSI cells on the VDD2 line. The two power supplies can operate in a wide voltage range from 0.9 V to 6.0 V. The following specification must be satisfied.

$$VDD2 \geq VDD1$$




● **Directions for Level Shifter**

Low (Middle) Voltage Range
-> High Voltage Range



High Voltage Range
-> Low Voltage Range



NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

All product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©Seiko Epson Corporation 1998 All rights reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICES MARKETING DIVISION****Electronic Device Marketing Department
IC Marketing & Engineering Group**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

Electric Device Information of EPSON WWW server

<http://www.epson.co.jp>

