MF943-02a

EPSON

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER

E0C6001 TECHNICAL MANUAL

E0C6001 Technical Hardware
E0C6001 Technical Software

ENERGY
SAVING
EPSON

SEIKO EPSON CORPORATION

This manual is individualy described about the hardware and the software of the E0C6001.

I. E0C6001 Technical Hardware

This part explains the function of the E0C6001, the circuit configurations, and details the controlling method.

Hardware

II. E0C6001 Technical Software

This part explains the programming method of the E0C6001.

Software

I. E0C6001 Technical Hardware

CONTENTS

CHAPTER 1   INTRODUCTION

Each member of the E0C6001 Series of single chip micro-computers feature a 4-bit E0C6200B core CPU, 1,024 words of ROM (12 bits per word), 80 words of RAM (4 bits per word), an LCD driver, 4 bits for input ports (K00–K03), 2 bits for output ports (R00, R01), one 4-bit I/O port (P00–P03) and one timer (clock timer).

Because of their low voltage operation and low power con-sumption, the E0C6001 Series are ideal for a wide range of applications.

1.1   Configuration

The E0C6001 Series are configured as follows, depending on the supply voltage.

Table 1.1.1
Configuration of the
E0C6001 Series

Model	Supply Voltage	Supply Voltage Range	Oscillation Circuits
E0C6001	3.0 V	1.8–3.6 V	Crystal or CR
E0C60L01	1.5 V	1.2–2.0 V	Crystal or CR

1.2 Features

Built-in oscillation circuit **Crystal or CR oscillation circuit, 32.768 kHz (typ.)**

Instruction set **100 instructions**

ROM capacity **1,024 words ×12 bits**

RAM capacity (data RAM) **80 words × 4 bits**

Input port **4 bits (Supplementary pull-down resistors may be used)**

Output port **2 bits (Piezo buzzer and programmable frequency output can be driven directry by mask option)**

Input/output port **4 bits**

LCD driver **20 segments × 4, 3 or 2 common duty**

Timer **1 system: clock timer**

Interrupts:

External interrupt	**Input port interrupt**	**1 system**
Internal interrupt	**Timer interrupt**	**1 system**

Supply voltage **1.5 V (1.2–2.0 V)** **E0C60L01**
3.0 V (1.8–3.6 V) **E0C6001**

Current consumption (typ.) **1.0 µA (Crystal oscillation CLK = 32.768 kHz, when halted)**
2.5 µA (Crystal oscillation CLK = 32.768 kHz, when executing)

Supply form **QFP12-48pin (plastic) or chip**

1.3 Block Diagram

Fig. 1.3.1
Block diagram

1.4 Pin Layout Diagram

QFP12-48pin

[Pin layout diagram showing a QFP12-48pin package with INDEX marker. Pin numbers marked: 36 (top-left), 25 (top-right), 37 (left-upper), 24 (right-upper), 48 (left-lower), 13 (right-lower), 1 (bottom-left), 12 (bottom-right)]

Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
1	OSC2	13	R01	25	TEST	37	COM0
2	V_{S1}	14	R00	26	RESET	38	COM1
3	N.C.	15	SEG19	27	SEG9	39	COM2
4	P00	16	SEG18	28	SEG8	40	COM3
5	P01	17	SEG17	29	SEG7	41	V_{L3}
6	P02	18	SEG16	30	SEG6	42	V_{L2}
7	P03	19	SEG15	31	SEG5	43	V_{L1}
8	K00	20	SEG14	32	SEG4	44	CA
9	K01	21	SEG13	33	SEG3	45	CB
10	K02	22	SEG12	34	SEG2	46	V_{SS}
11	K03	23	SEG11	35	SEG1	47	V_{DD}
12	N.C.	24	SEG10	36	SEG0	48	OSC1

Fig. 1.4.1
Pin assignment

N.C. = No Connection

1.5 Pin Description

Table 1.5.1 Pin description

Terminal Name	Pin No.	Input/Output	Function
V_{DD}	47	(I)	Power source (+) terminal
V_{SS}	46	(I)	Power source (-) terminal
V_{S1}	2	O	Oscillation and internal logic system regulated voltage output terminal
V_{L1}	43	O	LCD system reducer output terminal ($V_{L2} \times 1/2$) / LCD system reducer output terminal ($V_{L3} \times 1/3$)
V_{L2}	42	O	LCD system booster output terminal ($V_{L1} \times 2$) / LCD system reducer output terminal ($V_{L3} \times 2/3$)
V_{L3}	41	O	LCD system booster output terminal ($V_{L1} \times 3$) / LCD system booster output terminal ($V_{L2} \times 3/2$)
CA, CB	44, 45	–	Booster capacitor connecting terminal
OSC1	48	I	Crystal or CR oscillation input terminal
OSC2	1	O	Crystal or CR oscillation output terminal
K00–K03	8–11	I	Input terminal
P00–P03	4–7	I/O	I/O terminal
R00, R01	14, 13	O	Output terminal
SEG0–19	36–27 24–15	O	LCD segment output terminal (convertible to DC output terminal by mask option)
COM0–3	37–40	O	LCD common output terminal
RESET	26	I	Initial setting input terminal
TEST	25	I	Test input terminal

CHAPTER 2 POWER SUPPLY AND INITIAL RESET

2.1 Power Supply

With a single external power supply (*1) supplied to V_{DD} through V_{SS}, the E0C6001 Series generate the necessary internal voltages with the regulated voltage circuit (<V_{S1}> for oscillators and internal circuit) and the voltage booster/ reducer (<V_{L2}, V_{L3} or V_{L1}, V_{L3}> for LCDs).
When the E0C6001 LCD power is selected for 4.5 V LCD panel by mask option, the E0C6001 short-circuits between <V_{L2}> and <V_{SS}> in internally, and the voltage booster/ reducer generates <V_{L1}> and <V_{L3}>. When 3.0 V LCD panel is selected, the E0C6001 short-circuits between <V_{L3}> and <V_{SS}>, and the voltage reducer generates <V_{L1}> and <V_{L2}>. The E0C60L01 short-circuits between <V_{L1}> and <V_{SS}>, and the voltage booster generates <V_{L2}> and <V_{L3}>.
The voltage <V_{S1}> for the internal circuit that is generated by the regulated voltage circuit is -1.2 V (V_{DD} standard). Figure 2.1.1 shows the power supply configuration of the E0C6001 Series in each condition.

*1 Supply voltage: E0C6001 ...... 3.0 V
E0C60L01 .... 1.5 V

Note - *External loads cannot be driven by the output voltage of the regulated voltage circuit and the voltage booster/reducer.*

- *See Chapter 6, "ELECTRICAL CHARACTERISTICS", for voltage values.*

• **E0C6001**

4.5 V LCD panel

1/4, 1/3, 1/2 duty, 1/3 bias

Note: V_{L2} is shorted to V_{SS} inside the IC.

3 V LCD panel

1/4, 1/3, 1/2 duty, 1/3 bias

3 V LCD panel

1/4, 1/3, 1/2 duty, 1/2 bias

Note: V_{L3} is shorted to V_{SS} inside the IC.

• **E0C60L01**

4.5 V LCD panel

1/4, 1/3, 1/2 duty, 1/3 bias

3 V LCD panel

1/4, 1/3, 1/2 duty, 1/2 bias

Note: V_{L1} is shorted to V_{SS} inside the IC.

Fig. 2.1.1 External element configuration of power system

2.2 Initial Reset

To initialize the E0C6001 Series circuits, an initial reset must be executed. There are three ways of doing this.

(1) Initial reset by the oscillation detection circuit (Note)
(2) External initial reset via the RESET pin
(3) External initial reset by simultaneous high input to pins K00–K03 (depending on mask option)

Figure 2.2.1 shows the configuration of the initial reset circuit.

Fig. 2.2.1
Configuration of
initial reset circuit

Note Be sure to use reset function (2) or (3) at power-on because the initial reset function by the oscillation detection circuit (1) may not operate normally depending on the power-on procedure.

Oscillation detection circuit

The oscillation detection circuit outputs the initial reset signal at power-on until the crystal oscillation circuit starts oscillating, or when the crystal oscillation circuit stops oscillating for some reason.
However, use the following reset functions at power-on because the initial reset function by the oscillation detection circuit may not operate normally depending on the power-on procedure.

Reset pin (RESET)

An initial reset can be invoked externally by making the reset pin high. This high level must be maintained for at least 5 ms (when oscillating frequency, fosc = 32 kHz), because the initial reset circuit contains a noise rejection circuit. When the reset pin goes low the CPU begins to operate.

Simultaneous high input to input ports (K00–K03)

Another way of invoking an initial reset externally is to input a high signal simultaneously to the input ports (K00–K03) selected with the mask option. The specified input port pins must be kept high for at least 4 sec (when oscillating frequency fosc = 32 kHz), because of the noise rejection circuit. Table 2.2.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.

Table 2.2.1
Input port combinations

A	Not used
B	K00*K01
C	K00*K01*K02
D	K00*K01*K02*K03

When, for instance, mask option D (K00*K01*K02*K03) is selected, an initial reset is executed when the signals input to the four ports K00–K03 are all high at the same time.

If you use this function, make sure that the specified ports do not go high at the same time during normal operation.

E0C6001 TECHNICAL HARDWARE

Internal register following initialization

An initial reset initializes the CPU as shown in the table below.

Table 2.2.2
Initial values

CPU Core			
Name	Signal	Number of Bits	Setting Value
Program counter step	PCS	8	00H
Program counter page	PCP	4	1H
New page pointer	NPP	4	1H
Stack pointer	SP	8	Undefined
Index register X	X	8	Undefined
Index register Y	Y	8	Undefined
Register pointer	RP	4	Undefined
General register A	A	4	Undefined
General register B	B	4	Undefined
Interrupt flag	I	1	0
Decimal flag	D	1	0
Zero flag	Z	1	Undefined
Carry flag	C	1	Undefined

Peripheral Circuits		
Name	Number of Bits	Setting Value
RAM	80×4	Undefined
Display memory	20×4	Undefined
Other peripheral circuit	–	*1

*1: See section 4.1, "Memory Map"

2.3 Test Pin (TEST)

This pin is used when IC is inspected for shipment.
During normal operation connect it to Vss.

I-10

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The E0C6001 Series employs the E0C6200B core CPU, so that register configuration, instructions, and so forth are virtually identical to those in other processors in the family using the E0C6200B. Refer to the "E0C6200/6200A Core CPU Manual" for details of the E0C6200B.

Note the following points with regard to the E0C6001 Series:

(1) The SLEEP operation is not provided, so the SLP instruction cannot be used.

(2) Because the ROM capacity is 1,024 words, 12 bits per word, bank bits are unnecessary, and PCB and NBP are not used.

(3) The RAM page is set to 0 only, so the page part (XP, YP) of the index register that specifies addresses is invalid.

PUSH	XP	PUSH	YP
POP	XP	POP	YP
LD	XP,r	LD	YP,r
LD	r,XP	LD	r,YP

3.2 ROM

The built-in ROM, a mask ROM for the program, has a capacity of $1{,}024 \times 12$-bit steps. The program area is 4 pages (0–3), each consisting of 256 steps (00H–FFH). After an initial reset, the program start address is page 1, step 00H. The interrupt vector is allocated to page l, steps 01H–07H.

Fig. 3.2.1
ROM configuration

3.3 RAM

The RAM, a data memory for storing a variety of data, has a capacity of 80 words, 4-bit words. When programming, keep the following points in mind:

(1) Part of the data memory is used as stack area when saving subroutine return addresses and registers, so be careful not to overlap the data area and stack area.

(2) Subroutine calls and interrupts take up three words on the stack.

(3) Data memory 000H–00FH is the memory area pointed by the register pointer (RP).

CHAPTER 4   PERIPHERAL CIRCUITS AND OPERATION

Peripheral circuits (timer, I/O, and so on) of the E0C6001
Series are memory mapped. Thus, all the peripheral circuits
can be controlled by using memory operations to access the
I/O memory. The following sections describe how the pe-
ripheral circuits operate.

4.1 Memory Map

The data memory of the E0C6001 Series has an address
space of 113 words, of which 32 words are allocated to
display memory and 13 words, to I/O memory. Figure 4.1.1
show the overall memory map for the E0C6001 Series, and
Tables 4.1.1(a)–(d), the memory maps for the peripheral
circuits (I/O space).

Address	Low	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Page	High																
0	0	M0	M1	M2	M3	M4	M5	M6	M7	M8	M9	MA	MB	MC	MD	ME	MF
	1																
	2					RAM area (000H–04FH)											
	3					80 words x 4 bits (R/W)											
	4																
	5																
	6																
	7																
	8																
	9					Display memory area (090H–0AFH)											
	A					32 words x 4 bits (Write only)											
	B																
	C																
	D																
	E																
	F					I/O memory area Tables 4.1.1(a)–(d)											

Unused area

Fig. 4.1.1
Memory map

*Note   Memory is not mounted in unused area within the memory map
and in memory area not indicated in this chapter. For this reason,
normal operation cannot be assured for programs that have been
prepared with access to these areas.*

Table 4.1.1(a) I/O memory map

Address	Register				Name	SR [1]	1	0	Comment
	D3	D2	D1	D0					
0E0H	K03	K02	K01	K00	K03	– [2]	High	Low	Input port (K00–K03)
	R				K02	– [2]	High	Low	
					K01	– [2]	High	Low	
					K00	– [2]	High	Low	
0E4H	TM3	TM2	TM1	TM0	TM3	–	High	Low	Timer data (clock timer 2 Hz)
	R				TM2	–	High	Low	Timer data (clock timer 4 Hz)
					TM1	–	High	Low	Timer data (clock timer 8 Hz)
					TM0	–	High	Low	Timer data (clock timer 16 Hz)
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EBH	0	EIT2	EIT8	EIT32	0 [5]				
	R	R/W			EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)

* 1   **Initial value following initial reset**
* 2   **Not set in the circuit**
* 3   **Undefined**
* 4   **Reset (0) immediately after being read**
* 5   **Constantly 0 when being read**
* 6   **Refer to main manual**

Table 4.1.1(b) I/O memory map

Address	Register D3	Register D2	Register D1	Register D0	Name	SR *1	1	0	Comment
0EDH	0	0	0	IK0	0 *5				
	R	R	R	R	0 *5				
					0 *5				
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
0EFH	0	IT2	IT8	IT32	0 *5				
	R	R	R	R	IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
					IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
					IT32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
0F3H	0	0	R01 / BUZZER	R00 / FOUT	0 *5				
	R	R	R/W	R/W	0 *5				
					R01	0	High	Low	R01 output port data
					BUZZER	0	ON	OFF	Buzzer ON/OFF control register
					R00	0	High	Low	R00 output port data
					FOUT	0	ON	OFF	Frequency output ON/OFF control register
0F6H	P03	P02	P01	P00	P03	– *2	High	Low	
	R/W	R/W	R/W	R/W	P02	– *2	High	Low	
					P01	– *2	High	Low	I/O port (P00–P03)
					P00	– *2	High	Low	

*1   Initial value following initial reset
*2   Not set in the circuit
*3   Undefined
*4   Reset (0) immediately after being read
*5   Constantly 0 when being read
*6   Refer to main manual

Table 4.1.1(c) I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0F9H	0	TMRST	0	0	0 *5				
	R	W	R		TMRST	Reset	Reset	–	Clock timer reset
					0 *5				
					0 *5				
0FAH	HLMOD	0	0	0	HLMOD	0	Heavy load	Normal load	Heavy load protection mode register
	R/W	R			0 *5				
					0 *5				
					0 *5				
0FBH	CSDC	0	0	0	CSDC	0	Static	Dynamic	LCD drive switch
	R/W	R			0 *5				
					0 *5				
					0 *5				
0FCH	0	0	0	IOC	0 *5				
	R			R/W	0 *5				
					0 *5				
					IOC	0	Output	Input	I/O port P00–P03 Input/Output

*1   Initial value following initial reset
*2   Not set in the circuit
*3   Undefined
*4   Reset (0) immediately after being read
*5   Constantly 0 when being read
*6   Refer to main manual

Table 4.1.1(d) I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0FDH	XBZR	0	XFOUT1	XFOUT0	XBZR	0	2 kHz	4 kHz	Buzzer frequency control
	R/W	R	R/W		0 *5				
					XFOUT1	0	High	Low	FOUT frequency control: XFOUT1(0), XFOUT0(0) -> F1 XFOUT1(0), XFOUT0(1) -> F2
					XFOUT0	0	High	Low	XFOUT1(1), XFOUT0(0) -> F3 XFOUT1(1), XFOUT0(1) -> F4

* 1   Initial value following initial reset
* 2   Not set in the circuit
* 3   Undefined
* 4   Reset (0) immediately after being read
* 5   Constantly 0 when being read
* 6   Refer to main manual

4.2 Oscillation Circuit

Crystal oscillation circuit

The E0C6001 Series have a built-in crystal oscillation circuit. This circuit generates the operating clock for the CPU and peripheral circuit on connection to an external crystal oscillator (typ. 32.768 kHz) and trimmer capacitor (5–25 pF).

Figure 4.2.1 is the block diagram of the crystal oscillation circuit.

Fig. 4.2.1
Crystal oscillation circuit

As Figure 4.2.1 indicates, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) between the OSC1 and OSC2 pins and the trimmer capacitor (C_G) between the OSC1 and V_{DD} pins.

Note *The OSC1 and OSC2 terminals on the board should be shielded with the V_{DD} (+ side).*

CR oscillation circuit

For the E0C6001 Series, CR oscillation circuit (typ. 65 kHz) may also be selected by a mask option. Figure 4.2.2 is the block diagram of the CR oscillation circuit.

Fig. 4.2.2
CR oscillation circuit

As Figure 4.2.2 indicates, the CR oscillation circuit can be configured simply by connecting the register (R) between pins OSC1 and OSC2 since capacity (C) is built-in.
See Chapter 6, "ELECTRICAL CHARACTERISTICS" for R value.

4.3 Input Port (K00–K03)

Configuration of input port

The E0C6001 Series have a 4-bit general-purpose input port. Each of the input port pins (K00–K03) has an internal pull-down resistance. The pull-down resistance can be selected for each bit with the mask option.
Figure 4.3.1 shows the configuration of input port.

Fig. 4.3.1
Configuration of input port

Selecting "pull-down resistance enabled" with the mask option allows input from a push button, key matrix, and so forth. When "pull-down resistance disabled" is selected, the port can be used for slide switch input and interfacing with other LSIs.

Interrupt function

All four input port bits (K00–K03) provide the interrupt function. The conditions for issuing an interrupt can be set by the software for the four bits. Also, whether to mask the interrupt function can be selected individually for all four bits by the software. Figure 4.3.2 shows the configuration of K00–K03.

Fig. 4.3.2
Input interrupt circuit
configuration
(K00–K03)

The interrupt mask registers (EIK00–EIK03) enable the interrupt mask to be selected individually for K00–K03. An interrupt occurs when the input value which are not masked change and the interrupt factor flag (IK0) is set to 1.

Input interrupt programing related precautions

Fig. 4.3.3
Input interrupt timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at ①.

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = high status), the factor flag for input interrupt may be set.
For example, a factor flag is set with the timing of ① shown in Figure 4.3.3. However, when clearing the content of the mask register with the input terminal kept in the high status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (high status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the rising edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (low status).

Mask option

The contents that can be selected with the input port mask option are as follows:

(1) An internal pull-down resistance can be selected for each of the four bits of the input ports (K00–K03). Having selected "pull-down resistance disabled", take care that the input does not float. Select "pull-down resistance enabled" for input ports that are not being used.

(2) The input interrupt circuit contains a noise rejection circuit to prevent interrupts form occurring through noise. The mask option enables selection of the noise rejection circuit for each separate pin series. When "use" is selected, a maximum delay of 0.5 ms (fosc = 32 kHz) occurs from the time an interrupt condition is established until the interrupt factor flag (IK) is set to 1.

Control of input port

Table 4.3.1 list the input port control bits and their addresses.

Table 4.3.1 Input port control bits

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0E0H	K03	K02	K01	K00	K03	–	High	Low	Input port (K00–K03)
	R				K02	–	High	Low	
					K01	–	High	Low	
					K00	–	High	Low	
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EDH	0	0	0	IK0	0				
	R				0				
					0				
					IK0	0	Yes	No	Interrupt factor flag (K00–K03)

K00–K03 Input port data (0E0H)

The input data of the input port pins can be read with these registers.

When 1 is read: High level
When 0 is read: Low level
Writing: Invalid

The value read is 1 when the pin voltage of the four bits of the input port (K00–K03) goes high (VDD), and 0 when the voltage goes low (VSS). These bits are reading, so writing cannot be done.

EIK00–EIK03   Interrupt mask registers (0E8H)

Masking the interrupt of the input port pins can be done with these registers.

When 1 is written: Enable
When 0 is written: Mask
Reading: Valid

With these registers, masking of the input port bits can be done for each of the four bits. After an initial reset, these registers are all set to 0.

IK0   Interrupt factor flag (0EDH)

This flag indicates the occurrence of an input interrupt.

When 1 is read: Interrupt has occurred
When 0 is read: Interrupt has not occurred
Writing: Invalid

The interrupt factor flag IK0 is associated with K00–K03. From the status of this flag, the software can decide whether an input interrupt has occurred.
This flag is reset when the software has read it.
Reading of interrupt factor flag is available at EI, but be careful in the following cases.
If the interrupt mask register value corresponding to the interrupt factor flag to be read is set to 1, an interrupt request will be generated by the interrupt factor flag set timing, or an interrupt request will not be generated.
After an initial reset, this flag is set to 0.

4.4 Output Port (R00, R01)

Configuration of output port

The E0C6001 Series have a 2-bit general output port (R00, R01).

Output specification of the output port can be selected in a bit unit with the mask option. Two kinds of output specifications are available: complementary output and Pch open drain output. Also, the mask option enables the output ports R00 and R01 to be used as special output ports.

Figure 4.4.1 shows the configuration of the output port.

Fig. 4.4.1
Configuration of output port

Mask option

The mask option enables the following output port selection.

(1) Output specification of output port

The output specifications for the output port (R00, R01) may be either complementary output or Pch open drain output for each of the two bits. However, even when Pch open drain output is selected, a voltage exceeding the source voltage must not be applied to the output port.

(2) Special output

In addition to the regular DC output, special output can be selected for output ports R00 and R01, as shown in Table 4.4.1. Figure 4.4.2 shows the structure of output ports R00 and R01.

Table 4.4.1
Special output

Pin Name	When Special Output is Selected
R00	FOUT or $\overline{\text{BUZZER}}$
R01	BUZZER

Fig. 4.4.2
Structure of output ports
R00, R01

FOUT (R00)   When output port R00 is set for FOUT output, this port will
generate fosc (CPU operating clock frequency) or clock
frequency divided into fosc. Clock frequency may be se-
lected individually for F1–F4, from among 5 types by mask
option; one among F1–F4 is selected by software and used.
The types of frequency which may be selected are shown in
Table 4.4.2.

Table 4.4.2
FOUT clock frequency

Mask Option Sets	Clock Frequency (Hz) fosc = 32.768 kHz			
	F1	F2	F3	F4
	(D1,D0)=(0,0)	(D1,D0)=(0,1)	(D1,D0)=(1,0)	(D1,D0)=(1,1)
Set 1	256 (fosc/128)	512 (fosc/64)	1,024 (fosc/32)	2,048 (fosc/16)
Set 2	512 (fosc/64)	1,024 (fosc/32)	2,048 (fosc/16)	4,096 (fosc/8)
Set 3	1,024 (fosc/32)	2,048 (fosc/16)	4,096 (fosc/8)	8,192 (fosc/4)
Set 4	2,048 (fosc/16)	4,096 (fosc/8)	8,192 (fosc/4)	16,384 (fosc/2)
Set 5	4,096 (fosc/8)	8,192 (fosc/4)	16,384 (fosc/2)	32,768 (fosc/1)

(D1, D0) = (XFOUT1, XFOUT0)

Note   A hazard may occur when the FOUT signal is turned on or off.

BUZZER, $\overline{\text{BUZZER}}$ Output ports R01 and R00 may be set to BUZZER output
(R01, R00)   and $\overline{\text{BUZZER}}$ output (BUZZER reverse output), respectively,
allowing for direct driving of the piezo-electric buzzer.
$\overline{\text{BUZZER}}$ output (R00) may only be set if R01 is set to
BUZZER output. In such case, whether ON/OFF of the
$\overline{\text{BUZZER}}$ output is done through R00 register or is con-
trolled through R01 simultaneously with BUZZER output is
also selected by mask option.
The frequency of buzzer output may be selected by software
to be either 2 kHz or 4 kHz.

Control of output port

Table 4.4.3 lists the output port control bits and their addresses.

Table 4.4.3 Control bits of output port

Address	Register D3	D2	D1	D0	Name	SR	1	0	Comment
0F3H	0	0	R01 / BUZZER	R00 / FOUT	0				
	R		R/W		0				
					R01	0	High	Low	R01 output port data
					BUZZER	0	ON	OFF	Buzzer ON/OFF control register
					R00	0	High	Low	R00 output port data
					FOUT	0	ON	OFF	Frequency output ON/OFF control register
0FDH	XBZR	0	XFOUT1	XFOUT0	XBZR	0	2 kHz	4 kHz	Buzzer frequency control
	R/W	R	R/W		0				
					XFOUT1	0	High	Low	FOUT frequency control: XFOUT1(0), XFOUT0(0) -> F1 XFOUT1(0), XFOUT0(1) -> F2 XFOUT1(1), XFOUT0(0) -> F3 XFOUT1(1), XFOUT0(1) -> F4
					XFOUT0	0	High	Low	

R00, R01   Output port data (0F3H D0, 0F3H D1)

Sets the output data for the output ports.

When 1 is written: High output
When 0 is written: Low output
Reading: Valid

The output port pins output the data written to the corresponding registers (R00, R01) without changing it. When 1 is written to the register, the output port pin goes high (VDD), and when 0 is written, the output port pin goes low (VSS). After an initial reset, all the registers are set to 0.

R00 (when FOUT is selected)　Special output port data (0F3H D0)
Controls the FOUT (clock) output.

When 1 is written:　Clock output
When 0 is written:　Low level (DC) output
Reading:　Valid

FOUT output can be controlled by writing data to R00. After an initial reset, this register is set to 0.

Figure 4.4.3 shows the output waveform for FOUT output.

R00 register

Fig. 4.4.3
FOUT output waveform

FOUT output waveform

XFOUT0, XFOUT1　FOUT frequency control (0FDH D0, 0FDH D1)
Selects the output frequency when R00 port is set for FOUT output.

Table 4.4.4
FOUT frequency selection

XFOUT1	XFOUT0	Frequency Selection
0	0	F1
0	1	F2
1	0	F3
1	1	F4

After an initial reset, these registers are set to 0.

R00, R01 (when $\overline{\text{BUZZER}}$ and BUZZER is selected)

Special output port data (0F3H D0, 0F3H D1)
Controls the buzzer output.

When 1 is written: Buzzer output
When 0 is written: Low level (DC) output
Reading: Valid

$\overline{\text{BUZZER}}$ and BUZZER output can be controlled by writing data to R00 and R01.
When $\overline{\text{BUZZER}}$ output by R01 register control is selected by mask option, BUZZER output and $\overline{\text{BUZZER}}$ output can be controlled simultaneously by writing data to R01 register.
After an initial reset, these registers are set to 0.

Figure 4.4.4 shows the output waveform for buzzer output.

Fig. 4.4.4
Buzzer output waveform

XBZR   Buzzer frequency control (0FDH D3)
Selects the frequency of the buzzer signal.

When 1 is written: 2 kHz
When 0 is written: 4 kHz
Reading: Valid

When R00 and R01 port is set to buzzer output, the frequency of the buzzer signal can be selected by this register. When 1 is written to this register, the frequency is set in 2 kHz, and in 4 kHz when 0 is written.
After an initial reset, this register is set to 0.

4.5 I/O Port (P00–P03)

Configuration of I/O port

The E0C6001 Series have a 4-bit general-purpose I/O port. Figure 4.5.1 shows the configuration of the I/O port. The four bits of the I/O port P00–P03 can be set to either input mode or output mode. The mode can be set by writing data to the I/O control register (IOC).

Fig. 4.5.1
Configuration of I/O port

I/O control register and I/O mode

Input or output mode can be set for the four bits of I/O port P00–P03 by writing data into I/O control register IOC.
To set the input mode, 0 is written to the I/O control register. When an I/O port is set to input mode, its impedance becomes high and it works as an input port. However, the input line is pulled down when input data is read.

The output mode is set when 1 is written to the I/O control register (IOC). When an I/O port set to output mode works as an output port, it outputs a high signal (V_{DD}) when the port output data is 1, and a low signal (V_{SS}) when the port output data is 0.
After an initial reset, the I/O control register is set to 0, and the I/O port enters the input mode.

Mask option

The output specification during output mode (IOC = 1) of the I/O port can be set with the mask option for either complementary output or Pch open drain output. This setting can be performed for each bit of the I/O port. However, when Pch open drain output has been selected, voltage in excess of the supply voltage must not be applied to the port.

Control of I/O port

Table 4.5.1 lists the I/O port control bits and their addresses.

Table 4.5.1 I/O port control bits

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0F6H	P03	P02	P01	P00	P03	–	High	Low	I/O port (P00–P03)
	R/W				P02	–	High	Low	
					P01	–	High	Low	
					P00	–	High	Low	
0FCH	0	0	0	IOC	0				
	R			R/W	0				
					0				
					IOC	0	Output	Input	I/O port P00–P03 Input/Output

P00–P03 I/O port data (0F6H)

I/O port data can be read and output data can be written through the port.

• When writing data

When 1 is written: High level
When 0 is written: Low level

When an I/O port is set to the output mode, the written data is output from the I/O port pin unchanged. When 1 is written as the port data, the port pin goes high (VDD), and when 0 is written, the level goes low (VSS). Port data can also be written in the input mode.

• When reading data

When 1 is read: High level
When 0 is read: Low level

I-33

The pin voltage level of the I/O port is read. When the I/O port is in the input mode the voltage level being input to the port pin can be read; in the output mode the output voltage level can be read. When the pin voltage is high (VDD) the port data read is 1, and when the pin voltage is low (VSS) the data is 0. Also, the built-in pull-down resistance functions during reading, so the I/O port pin is pulled down.

Note - *When the I/O port is set to the output mode and a low-imped-ance load is connected to the port pin, the data written to the register may differ from the data read.*

- *When the I/O port is set to the input mode and a low-level voltage (Vss) is input by the built-in pull-down resistance, an erroneous input results if the time constant of the capacitive load of the input line and the built-in pull-down resistance load is greater than the read-out time. When the input data is being read, the time that the input line is pulled down is equivalent to 0.5 cycles of the CPU system clock. Hence, the electric poten-tial of the pins must settle within 0.5 cycles. If this condition cannot be met, some measure must be devised, such as arranging a pull-down resistance externally, or performing multiple read-outs.*

IOC   I/O control register (0FCH D0)
The input or output I/O port mode can be set with this register.

When 1 is written: Output mode
When 0 is written: Input mode
Reading: Valid

The input or output mode of the I/O port is set in units of four bits. For instance, IOC sets the mode for P00–P03. Writing 1 to the I/O control register makes the I/O port enter the output mode, and writing 0, the input mode. After an initial reset, the IOC register is set to 0, so the I/O port is in the input mode.

4.6 LCD Driver (COM0–COM3, SEG0–SEG19)

Configuration of LCD driver

The E0C6001 Series have four common pins and 20 (SEG0–SEG19) segment pins, so that an LCD with a maximum of 80 (20 × 4) segments can be driven. The power for driving the LCD is generated by the CPU internal circuit, so there is no need to supply power externally.

The driving method is 1/4 duty (or 1/3, 1/2 duty by mask option) dynamic drive, adopting the four types of potential (1/3 bias), V_{DD}, V_{L1}, V_{L2} and V_{L3}. Moreover, the 1/2 bias dynamic drive that uses three types of potential, V_{DD}, V_{L1} = V_{L2} and V_{L3}, can be selected by setting the mask option (drive duty can also be selected from 1/4, 1/3 or 1/2). 1/2 bias drive is effective when the LCD system regulated voltage circuit is not used. The V_{L1} terminal and the V_{L2} terminal should be connected outside of the IC.

The frame frequency is 32 Hz for 1/4 duty and 1/2 duty, and 42.7 Hz for 1/3 duty (in the case of fosc = 32.768 kHz). Figure 4.6.1 shows the drive waveform for 1/4 duty (1/3 bias), Figure 4.6.2 shows the drive waveform for 1/3 duty (1/3 bias), Figure 4.6.3 shows the drive waveform for 1/2 duty (1/3 bias), Figure 4.6.4 shows the drive waveform for 1/4 duty (1/2 bias), Figure 4.6.5 shows the drive waveform for 1/3 duty (1/2 bias) and Figure 4.6.6 shows the drive waveform for 1/2 duty (1/2 bias).

Note *fosc indicates the oscillation frequency of the oscillation circuit.*

Fig. 4.6.1
Drive waveform for
1/4 duty (1/3 bias)

Fig. 4.6.2
Drive waveform for
1/3 duty (1/3 bias)

Fig. 4.6.3
Drive waveform for
1/2 duty (1/3 bias)

Fig. 4.6.4
Drive waveform for
1/4 duty (1/2 bias)

Fig. 4.6.5
Drive waveform for
1/3 duty (1/2 bias)

Fig. 4.6.6
Drive waveform for
1/2 duty (1/2 bias)

Cadence adjustment of oscillation frequency

In the E0C6001 Series, the LCD drive duty can be set to 1/1 duty by software. This function enables easy adjustment (cadence adjustment) of the oscillation frequency of the OSC circuit.

The procedure to set to 1/1 duty drive is as follows:

① Write 1 to the CSDC register at address 0FBH D3.

② Write the same value to all registers corresponding to COMs 0 through 3 of the display memory.

The frame frequency is 32 Hz ($f_{OSC1}/1,024$, when f_{OSC1} = 32.768 kHz).

Note - *Even when l/3 or 1/2 duty is selected by the mask option, the display data corresponding to all COM are valid during 1/1 duty driving. Hence, for 1/1 duty drive, set the same value for all display memory corresponding to COMs 0 through 3.*

- *For cadence adjustment, set the display data corresponding to COMs 0 through 3, so that all the LCD segments go on.*

Figure 4.6.7 shows the 1/1 duty drive waveform (1/3 bias).
Figure 4.6.8 shows the 1/1 duty drive waveform (1/2 bias).

Fig. 4.6.7
1/1 duty drive waveform
(1/3 bias)

Fig. 4.6.8
1/1 duty drive waveform
(1/2 bias)

Mask option (segment allocation)

(1) Segment allocation

As shown in Figure 4.l.1, the E0C6001 Series display data is decided by the display data written to the display memory (write-only) at address 090H–0AFH.

The address and bits of the display memory can be made to correspond to the segment pins (SEG0–SEG19) in any combination through mask option. This simplifies design by increasing the degree of freedom with which the liquid crystal panel can be designed.

Figure 4.6.9 shows an example of the relationship between the LCD segments (on the panel) and the display memory in the case of 1/3 duty.

Address	Data			
	D3	D2	D1	D0
09AH	d	c	b	a
09BH	p	g	f	e
09CH	d'	c'	b'	a'
09DH	p'	g'	f'	e'

Display data memory allocation

	Common 0	Common 1	Common 2
SEG10	9A, D0 (a)	9B, D1 (f)	9B, D0 (e)
SEG11	9A, D1 (b)	9B, D2 (g)	9A, D3 (d)
SEG12	9D, D1 (f')	9A, D2 (c)	9B, D3 (p)

Pin address allocation

Fig. 4.6.9
Segment allocation

(2) Drive duty

According to the mask option, either 1/4, 1/3 or 1/2 duty can be selected as the LCD drive duty.
Table 4.6.1 shows the differences in the number of segments according to the selected duty.

Table 4.6.1
Differences according to
selected duty

Duty	Pins Used in Common	Maximum Number of Segments	Frame Frequency (when fosc = 32 kHz)
1/4	COM0–3	80 (20 × 4)	32 Hz
1/3	COM0–2	60 (20 × 3)	42.7 Hz
1/2	COM0–1	40 (20 × 2)	32 Hz

(3) Output specification

① The segment pins (SEG0–SEG19) are selected by mask option in pairs for either segment signal output or DC output (V_{DD} and V_{SS} binary output). When DC output is selected, the data corresponding to COM0 of each segment pin is output.

② When DC output is selected, either complementary output or Pch open drain output can be selected for each pin by mask option.

Note *The pin pairs are the combination of SEG (2∗n) and SEG (2∗n + 1) (where n is an integer from 0 to 12).*

(4) Drive bias

For the drive bias of the E0C6001 or the E0C60L01, either 1/3 bias or 1/2 bias can be selected by the mask option.

Control of LCD driver

Table 4.6.2 shows the control bits of the LCD driver and their addresses. Figure 4.6.10 shows the display memory map.

Table 4.6.2 Control bits of LCD driver

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0FBH	CSDC	0	0	0	CSDC	0	Static	Dynamic	LCD drive switch
	R/W	R			0				
					0				
					0				

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
090	Display memory (Write only) 32 words x 4 bits															
0A0																

Fig. 4.6.10 Display memory map

CSDC   LCD drive switch (0FBH D3)

The LCD drive format can be selected with this switch.

When 1 is written: Static drive
When 0 is written: Dynamic drive
Reading: Valid

After an initial reset, dynamic drive (CSDC = 0) is selected.

Display memory   (090H–0AFH)

The LCD segments are turned on or off according to this data.

When 1 is written: On
When 0 is written: Off
Reading: Invalid

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be turned on or off. After an initial reset, the contents of the display memory are undefined.

4.7 Clock Timer

Configuration of clock timer

The E0C6001 Series have a built-in clock timer driven by the source oscillator. The clock timer is configured as a seven-bit binary counter that serves as a frequency divider taking a 256 Hz source clock from the dividing circuit. The four high-order bits (16 Hz–2 Hz) can be read by the software.

Figure 4.7.1 is the block diagram of the clock timer.

Fig. 4.7.1
Block diagram of clock timer

Normally, this clock timer is used for all kinds of timing purpose, such as clocks.

Interrupt function

The clock timer can interrupt on the falling edge of the 32 Hz, 8 Hz, and 2 Hz signals. The software can mask any of these interrupt signals.

Figure 4.7.2 is the timing chart of the clock timer.

Address	Register bits	Frequency	Clock timer timing chart
0E4H	D0	16 Hz	
	D1	8 Hz	
	D2	4 Hz	
	D3	2 Hz	
Occurrence of 32 Hz interrupt request			↑ ↑
Occurrence of 8 Hz interrupt request			↑　　↑　　↑　　↑　　↑　　↑　　↑　　↑
Occurrence of 2 Hz interrupt request			↑　　　　　　　　↑

Fig. 4.7.2 Timing chart of the clock timer

As shown in Figure 4.7.2, an interrupt is generated on the falling edge of the 32 Hz, 8 Hz, and 2 Hz frequencies. When this happens, the corresponding interrupt event flag (IT32, IT8, IT2) is set to 1. Masking the separate interrupts can be done with the interrupt mask register (EIT32, EIT8, EIT2). However, regardless of the interrupt mask register setting, the interrupt event flags will be set to 1 on the falling edge of their corresponding signal (e.g. the falling edge of the 2 Hz signal sets the 2 Hz interrupt factor flag to 1).

Note　Write to the interrupt mask register (EIT32, EIT8, EIT2) and read the interrupt factor flags (IT32, IT8, IT2) only in the DI status (interrupt flag = 0). Otherwise, it causes malfunction.

Control of clock timer

Table 4.7.1 shows the clock timer control bits and their addresses.

Table 4.7.1 Control bits of clock timer

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0E4H	TM3	TM2	TM1	TM0	TM3	–	High	Low	Timer data (clock timer 2 Hz)
	\multicolumn R				TM2	–	High	Low	Timer data (clock timer 4 Hz)
					TM1	–	High	Low	Timer data (clock timer 8 Hz)
					TM0	–	High	Low	Timer data (clock timer 16 Hz)
0EBH	0	EIT2	EIT8	EIT32	0				
	R	R/W			EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
0EFH	0	IT2	IT8	IT32	0				
	R				IT2	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
					IT8	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
					IT32	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
0F9H	0	TMRST	0	0	0				
	R	W	R		TMRST	Reset	Reset	–	Clock timer reset
					0				
					0				

TM0–TM3 Timer data (0E4H)

The l6 Hz to 2 Hz timer data of the clock timer can be read from this register. These four bits are read-only, and write operations are invalid.

After an initial reset, the timer data is initialized to 0H.

EIT32, EIT8, EIT2   Interrupt mask registers (0EBH D0–D2)
These registers are used to mask the clock timer interrupt.

When 1 is written: Enabled
When 0 is written: Masked
Reading: Valid

The interrupt mask register bits (EIT32, EIT8, EIT2) mask the corresponding interrupt frequencies (32 Hz, 8 Hz, 2 Hz). After an initial reset, these registers are all set to 0.

IT32, IT8, IT2   Interrupt factor flags (0EFH D0–D2)
These flags indicate the status of the clock timer interrupt.

When 1 is read: Interrupt has occurred
When 0 is read: Interrupt has not occurred
Writing: Invalid

The interrupt factor flags (IT32, IT8, IT2) correspond to the clock timer interrupts (32 Hz, 8 Hz, 2 Hz). The software can determine from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to 1 on the falling edge of the signal. These flags can be reset when the register is read by the software. Reading of interrupt factor flags is available at EI, but be careful in the following cases.
If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.
After an initial reset, these flags are set to 0.

TMRST   Clock timer reset (0F9H D2)
This bit resets the clock timer.

When 1 is written: Clock timer reset
When 0 is written: No operation
Reading: Always 0

The clock timer is reset by writing 1 to TMRST. The clock timer starts immediately after this. No operation results when 0 is written to TMRST.
This bit is write-only, and so is always 0 when read.

4.8 Heavy Load Protection Function

Operation of heavy load protection function

The E0C6001 Series have a heavy load protection function for when the battery load becomes heavy and the supply voltage drops, such as when an external buzzer sounds or an external lamp lights. This function works in the heavy load protection mode.

The normal mode changes to the heavy load protection mode in the following case:

• When the software changes the mode to the heavy load protection mode (HLMOD = 1)

In the heavy load protection mode, the internally regulated voltage is switched to the high-stability mode from the low current consumption mode. Consequently, more current is consumed in the heavy load protection mode than in the normal mode. Unless necessary, do not select the heavy load protection mode with the software.

Control of heavy load protection function

Table 4.8.1 shows the control bits and their addresses for the heavy load protection function.

Table 4.8.1 Control bits for heavy load protection function

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0FAH	HLMOD	0	0	0	HLMOD	0	Heavy load	Normal load	Heavy load protection mode register
	R/W	R			0				
					0				
					0				

HLMOD   Heavy load protection mode on/off (0FAH D3)

When 1 is written: Heavy load protection mode on
When 0 is written: Heavy load protection mode off
Reading: Valid

When HLMOD is set to 1, the IC enters the heavy load protection mode.

In the heavy load protection mode, the consumed current becomes larger. Unless necessary, do not select the heavy load protection mode with the software.

4.9 Interrupt and HALT

The E0C6001 Series provide the following interrupt settings, each of which is maskable.

External interrupt: Input interrupt (one)
Internal interrupt: Timer interrupt (one)

To enable interrupts, the interrupt flag must be set to 1 (EI) and the necessary related interrupt mask registers must be set to 1 (enable). When an interrupt occurs, the interrupt flag is automatically reset to 0 (DI) and interrupts after that are inhibited.

When a HALT instruction is input, the CPU operating clock stops and the CPU enters the halt state. The CPU is reactivated from the halt state when an interrupt request occurs. Figure 4.9.1 shows the configuration of the interrupt circuit.

Fig. 4.9.1 Configuration of interrupt circuit

Interrupt factors

Table 4.9.1 shows the factors that generate interrupt requests.

The interrupt factor flags are set to 1 depending on the corresponding interrupt factors.

The CPU is interrupted when the following two conditions occur and an interrupt factor flag is set to 1.

• The corresponding mask register is 1 (enabled)
• The interrupt flag is 1 (EI)

The interrupt factor flag is a read-only register, but can be reset to 0 when the register data is read.
After an initial reset, the interrupt factor flags are reset to 0.

Note *Reading of interrupt factor flags is available at EI, but be careful in the following cases.*
If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to 1, an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated. Be very careful when interrupt factor flags are in the same address.

Table 4.9.1
Interrupt factors

Interrupt Factor	Interrupt Factor Flag	
Colck timer 2 Hz falling edge	IT2	(0EFH D2)
Colck timer 8 Hz falling edge	IT8	(0EFH D1)
Colck timer 32 Hz falling edge	IT32	(0EFH D0)
Input data (K00–K03) rising edge	IK0	(0EDH D0)

Specific masks and factor flags for interrupt

The interrupt factor flags can be masked by the corresponding interrupt mask registers. The interrupt mask registers are read/write registers. They are enabled (interrupt enabled) when 1 is written to them, and masked (interrupt disabled) when 0 is written to them. After an initial reset, the interrupt mask register is set to 0.

Table 4.9.2 shows the correspondence between interrupt mask registers and interrupt factor flags.

Table 4.9.2
Interrupt mask registers and interrupt factor flags

Interrupt Mask Register		Interrupt Factor Flag	
EIT2	(0EBH D2)	IT2	(0EFH D2)
EIT8	(0EBH D1)	IT8	(0EFH D1)
EIT32	(0EBH D0)	IT32	(0EFH D0)
EIK03*	(0E8H D3)		
EIK02*	(0E8H D2)	IK0	(0EDH D0)
EIK01*	(0E8H D1)		
EIK00*	(0E8H D0)		

* There is an interrupt mask register for each input port pin.

Interrupt vectors

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is suspended, interrupt processing is executed in the following order:

① The address data (value of the program counter) of the program step to be executed next is saved on the stack (RAM).

② The interrupt request causes the value of the interrupt vector (page 1, 01H–07H) to be loaded into the program counter.

③ The program at the specified address is executed (execution of interrupt processing routine).

Note *The processing in steps 1 and 2, above, takes 12 cycles of the CPU system clock.*

Control of interrupt

Tables 4.9.3 shows the interrupt control bits and their addresses.

Table 4.9.3 Interrupt control bits

Address	Register				Name	SR	1	0	Comment
	D3	D2	D1	D0					
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EBH	0	EIT2	EIT8	EIT32	0				
	R	R/W			EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
0EDH	0	0	0	IK0	0				
	R				0				
					0				
					IK0	0	Yes	No	Interrupt factor flag (K00–K03)
0EFH	0	IT2	IT8	IT32	0				
	R				IT2	0	Enable	Mask	Interrupt factor flag (clock timer 2 Hz)
					IT8	0	Enable	Mask	Interrupt factor flag (clock timer 8 Hz)
					IT32	0	Enable	Mask	Interrupt factor flag (clock timer 32 Hz)

EIT32, EIT8, EIT2 Interrupt mask registers (0EBH D0–D2)

IT32, IT8, IT2 Interrupt factor flags (0EFH D0–D2)

See 4.7, "Clock Timer".

EIK00–EIK03 Interrupt mask registers (0E8H)

IK0 Interrupt factor flag (0EDH D0)

See 4.3, "Input Port".

I-55

CHAPTER 5   BASIC EXTERNAL WIRING DIAGRAM

(1) Piezo Buzzer Single Terminal Driving

X'tal	Crystal oscillator	32.768 kHz CI(MAX) = 35 kΩ
C_G	Trimmer capacitor	5–25 pF
C_1–C_5	Capacitor	0.1 µF
C_p	Capacitor	3.3 µF

(2) Piezo Buzzer Direct Driving

X'tal	Crystal oscillator	32.768 kHz CI(MAX) = 35 kΩ
C_G	Trimmer capacitor	5–25 pF
C_1–C_5	Capacitor	0.1 μF
C_p	Capacitor	3.3 μF

CHAPTER 6   ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Rating

(V_{DD}=0V)

Item	Symbol	Rated Value	Unit
Power voltage	V_{SS}	-5.0 to 0.5	V
Input voltage (1)	V_I	V_{SS}-0.3 to 0.5	V
Input voltage (2)	V_{IOSC}	V_{SS}-0.3 to 0.5	V
Permissible total output current *1	$\sum I_{VSS}$	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	–
Allowable dissipation *2	P_D	250	mW

*1 The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2 In case of QFP12-48pin plastic package

6.2 Recommended Operating Conditions

E0C6001

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min	Typ	Max	Unit
Power voltage	V_{SS}	V_{DD}=0V	-3.6	-3.0	-1.8	V
Oscillation frequency	f_{OSC1}	Crystal oscillation		32.768		kHz
	f_{OSC2}	CR oscillation, R=470kΩ	50	65	80	kHz
Booster capacitor	C_1		0.1			μF
Capacitor between V_{DD} and V_{L1}	C_2		0.1			μF
Capacitor between V_{DD} and V_{L2}	C_3		0.1			μF
Capacitor between V_{DD} and V_{L3}	C_4		0.1			μF
Capacitor between V_{DD} and V_{S1}	C_5		0.1			μF

E0C60L01

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min	Typ	Max	Unit
Power voltage	V_{SS}	V_{DD}=0V	-2.0	-1.5	-1.2	V
Oscillation frequency	f_{OSC1}	Crystal oscillation		32.768		kHz
	f_{OSC2}	CR oscillation, R=470kΩ	50	65	80	kHz
Booster capacitor	C_1		0.1			μF
Capacitor between V_{DD} and V_{L1}	C_2		0.1			μF
Capacitor between V_{DD} and V_{L2}	C_3		0.1			μF
Capacitor between V_{DD} and V_{L3}	C_4		0.1			μF
Capacitor between V_{DD} and V_{S1}	C_5		0.1			μF

6.3 DC Characteristics

E0C6001

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-3.0 V, fosc=32.768 kHz, Ta=25°C, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 µF

Item	Symbol	Condition		Min	Typ	Max	Unit
High level input voltage (1)	V_{IH1}		K00–K03, P00–P03	$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	V_{IH2}		RESET	$0.15 \cdot V_{SS}$		0	V
Low level input voltage (1)	V_{IL1}		K00–K03, P00–P03	V_{SS}		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	V_{IL2}		RESET	V_{SS}		$0.85 \cdot V_{SS}$	V
High level input current (1)	I_{IH1}	V_{IH1}=0V Without pull down resistor	K00–K03, P00–P03	0		0.5	µA
High level input current (2)	I_{IH2}	V_{IH2}=0V With pull down resistor	K00–K03	10		40	µA
High level input current (3)	I_{IH3}	V_{IH3}=0V With pull down resistor	P00–P03, RESET	30		100	µA
Low level input current	I_{IL}	V_{IL}=V_{SS}	K00–K03, P00–P03, RESET, TEST	-0.5		0	µA
High level output current (1)	I_{OH1}	V_{OH1}=$0.1 \cdot V_{SS}$	P00–P03			-1.0	mA
High level output current (2)	I_{OH2}	V_{OH2}=$0.1 \cdot V_{SS}$ (built-in protection resistance)	R00, R01			-1.0	mA
Low level output current (1)	I_{OL1}	V_{OL1}=$0.9 \cdot V_{SS}$	P00–P03	3.0			mA
Low level output current (2)	I_{OL2}	V_{OL2}=$0.9 \cdot V_{SS}$ (built-in protection resistance)	R00, R01	3.0			mA
Common output current	I_{OH3}	V_{OH3}=-0.05V	COM0–COM3			-3	µA
	I_{OL3}	V_{OL3}=V_{L3}+0.05V		3			µA
Segment output current (during LCD output)	I_{OH4}	V_{OH4}=-0.05V	SEG0–SEG19			-3	µA
	I_{OL4}	V_{OL4}=V_{L3}+0.05V		3			µA
Segment output current (during DC output)	I_{OH5}	V_{OH5}=$0.1 \cdot V_{SS}$	SEG0–SEG19			-300	µA
	I_{OL5}	V_{OL5}=$0.9 \cdot V_{SS}$		300			µA

E0C60L01

Unless otherwise specified

$V_{DD}=0$ V, $V_{SS}=-1.5$ V, fosc=32.768 kHz, Ta=25°C, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and $C_1=C_2=C_3=C_4=C_5=0.1$ μF

Item	Symbol	Condition		Min	Typ	Max	Unit
High level input voltage (1)	V_{IH1}		K00–K03, P00–P03	$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	V_{IH2}		RESET	$0.15 \cdot V_{SS}$		0	V
Low level input voltage (1)	V_{IL1}		K00–K03, P00–P03	V_{SS}		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	V_{IL2}		RESET	V_{SS}		$0.85 \cdot V_{SS}$	V
High level input current (1)	I_{IH1}	$V_{IH1}=0V$ Without pull down resistor	K00–K03, P00–P03	0		0.5	μA
High level input current (2)	I_{IH2}	$V_{IH2}=0V$ With pull down resistor	K00–K03	5.0		20	μA
High level input current (3)	I_{IH3}	$V_{IH3}=0V$ With pull down resistor	P00–P03, RESET	9.0		100	μA
Low level input current	I_{IL}	$V_{IL}=V_{SS}$	K00–K03, P00–P03, RESET, TEST	-0.5		0	μA
High level output current (1)	I_{OH1}	$V_{OH1}=0.1 \cdot V_{SS}$	P00–P03			-200	μA
High level output current (2)	I_{OH2}	$V_{OH2}=0.1 \cdot V_{SS}$ (built-in protection resistance)	R00, R01			-200	μA
Low level output current (1)	I_{OL1}	$V_{OL1}=0.9 \cdot V_{SS}$	P00–P03	700			μA
Low level output current (2)	I_{OL2}	$V_{OL2}=0.9 \cdot V_{SS}$ (built-in protection resistance)	R00, R01	700			μA
Common output current	I_{OH3}	$V_{OH3}=-0.05V$	COM0–COM3			-3	μA
	I_{OL3}	$V_{OL3}=V_{L3}+0.05V$		3			μA
Segment output current (during LCD output)	I_{OH4}	$V_{OH4}=-0.05V$	SEG0–SEG19			-3	μA
	I_{OL4}	$V_{OL4}=V_{L3}+0.05V$		3			μA
Segment output current (during DC output)	I_{OH5}	$V_{OH5}=0.1 \cdot V_{SS}$	SEG0–SEG19			-100	μA
	I_{OL5}	$V_{OL5}=0.9 \cdot V_{SS}$		130			μA

6.4 Analog Circuit Characteristics and Power Current Consumption

E0C6001 (Normal Operating Mode)

Unless otherwise specified

$V_{DD}=0$ V, $V_{SS}=-3.0$ V, fosc=32.768 kHz (crystal oscillation), Ta=25°C, $C_G=25$ pF,

V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and $C_1=C_2=C_3=C_4=C_5=0.1$ µF

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)		$1/2 \cdot V_{L2}$ -0.1		$1/2 \cdot V_{L2}$ $\times 0.9$	V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)			V_{SS}		V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3/2 \cdot V_{L2}$ -0.1		$3/2 \cdot V_{L2}$ $\times 0.9$	V
Power current consumption	I_{OP}	During HALT	Without panel load		1.0	2.5	µA
		During execution			2.5	5.0	µA

E0C6001 (Heavy Load Protection Mode)

Unless otherwise specified

$V_{DD}=0$ V, $V_{SS}=-3.0$ V, fosc=32.768 kHz (crystal oscillation), Ta=25°C, $C_G=25$ pF,

V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and $C_1=C_2=C_3=C_4=C_5=0.1$ µF

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)		$1/2 \cdot V_{L2}$ -0.1		$1/2 \cdot V_{L2}$ $\times 0.85$	V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)			V_{SS}		V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3/2 \cdot V_{L2}$ -0.1		$3/2 \cdot V_{L2}$ $\times 0.85$	V
Power current consumption	I_{OP}	During HALT	Without panel load		2.0	5.5	µA
		During execution			5.5	10.0	µA

E0C60L01 (Normal Operating Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, fosc=32.768 kHz (crystal oscillation), Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 μF

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)			V_{SS}		V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)		$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.9$	V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.9$	V
Power current consumption	I_{OP}	During HALT	Without panel load		1.0	2.5	μA
		During execution			2.5	5.0	μA

E0C60L01 (Heavy Load Protection Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, fosc=32.768 kHz (crystal oscillation), Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 μF

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)			V_{SS}		V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)		$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.85$	V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.85$	V
Power current consumption	I_{OP}	During HALT	Without panel load		2.0	5.5	μA
		During execution			5.5	10.0	μA

I-63

E0C6001 (CR, Normal Operating Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-3.0 V, fosc=65 kHz, Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 µF, Recommended external resistance for CR oscillation=470 kΩ

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)		$1/2 \cdot V_{L2}$ -0.1		$1/2 \cdot V_{L2}$ $\times 0.9$	V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)			V_{SS}		V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3/2 \cdot V_{L2}$ -0.1		$3/2 \cdot V_{L2}$ $\times 0.9$	V
Power current consumption	I_{OP}	During HALT	Without panel load		8.0	15.0	µA
		During execution			15.0	20.0	µA

E0C6001 (CR, Heavy Load Protection Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-3.0 V, fosc=65 kHz, Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 µF, Recommended external resistance for CR oscillation=470 kΩ

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)		$1/2 \cdot V_{L2}$ -0.1		$1/2 \cdot V_{L2}$ $\times 0.85$	V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)			V_{SS}		V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3/2 \cdot V_{L1}$ -0.1		$3/2 \cdot V_{L1}$ $\times 0.85$	V
Power current consumption	I_{OP}	During HALT	Without panel load		16.0	30.0	µA
		During execution			30.0	40.0	µA

E0C60L01 (CR, Normal Operating Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, fosc=65 kHz, Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 μF, Recommended external resistance for CR oscillation=470 kΩ

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)			V_{SS}		V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)		$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ ×0.9	V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ ×0.9	V
Power current consumption	I_{OP}	During HALT	Without panel load		8.0	15.0	μA
		During execution			15.0	20.0	μA

E0C60L01 (CR, Heavy Load Protection Mode)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, fosc=65 kHz, Ta=25°C, C_G=25 pF, V_{S1}, V_{L1}, V_{L2} and V_{L3} are internal voltages, and C_1=C_2=C_3=C_4=C_5=0.1 μF, Recommended external resistance for CR oscillation=470 kΩ

Item	Symbol	Condition		Min	Typ	Max	Unit
Internal voltage	V_{L1}	Connect 1MΩ load resistor between V_{DD} and V_{L1} (without panel load)			V_{SS}		V
	V_{L2}	Connect 1MΩ load resistor between V_{DD} and V_{L2} (without panel load)		$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ ×0.85	V
	V_{L3}	Connect 1MΩ load resistor between V_{DD} and V_{L3} (without panel load)		$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ ×0.85	V
Power current consumption	I_{OP}	During HALT	Without panel load		16.0	30.0	μA
		During execution			30.0	40.0	μA

6.5 Oscillation Characteristics

Oscillation characteristics will vary according to different conditions. Use the following characteristics are as reference values.

E0C6001

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-3.0 V, Crystal : C-002R (CI=35 kΩ), C_G=25 pF, C_D=built-in, Ta=25°C

Item	Symbol	Condition	Min	Typ	Max	Unit
Oscillation start voltage	Vsta (Vss)	tsta≤5sec	-1.8			V
Oscillation stop voltage	Vstp (Vss)	tstp≤10sec	-1.8			V
Built-in capacity (drain)	C_D	Including the parasitic capacity inside the IC		20		pF
Frequency voltage deviation	f/V	Vss=-1.8 to -3.6V			5	ppm
Frequency IC deviation	f/Ic		-10		10	ppm
Frequency adjustment range	f/C_G	C_G=5–25pF	40			ppm
Higher harmonic oscillation start voltage	Vhho (Vss)	C_G=5pF			-3.6	V
Allowable leak resistance	Rleak	Between OSC1 and VDD	200			MΩ

E0C60L01

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, Crystal : C-002R (CI=35 kΩ), C_G=25 pF, C_D=built-in, Ta=25°C

Item	Symbol	Condition	Min	Typ	Max	Unit
Oscillation start voltage	Vsta (Vss)	tsta≤5sec	-1.2			V
Oscillation stop voltage	Vstp (Vss)	tstp≤10sec	-1.2			V
Built-in capacity (drain)	C_D	Including the parasitic capacity inside the IC		20		pF
Frequency voltage deviation	f/V	Vss=-1.2 to -2.0V			5	ppm
Frequency IC deviation	f/Ic		-10		10	ppm
Frequency adjustment range	f/C_G	C_G=5–25pF	40			ppm
Higher harmonic oscillation start voltage	Vhho (Vss)	C_G=5pF			-2.0	V
Allowable leak resistance	Rleak	Between OSC1 and VDD	200			MΩ

E0C6001 (CR)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-3.0 V, R_{CR}=470 kΩ, Ta=25°C

Item	Symbol	Condition	Min	Typ	Max	Unit
Oscillation frequency dispersion	fosc		-20	65kHz	20	%
Oscillation start voltage	Vsta		-1.8			V
Oscillation start time	tsta	Vss=-1.8 to -3.6V		3		ms
Oscillation stop voltage	Vstp		-1.8			V

E0C60L01 (CR)

Unless otherwise specified

V_{DD}=0 V, V_{SS}=-1.5 V, R_{CR}=470 kΩ, Ta=25°C

Item	Symbol	Condition	Min	Typ	Max	Unit
Oscillation frequency dispersion	fosc		-20	65kHz	20	%
Oscillation start voltage	Vsta		-1.2			V
Oscillation start time	tsta	Vss=-1.2 to -2.0V		3		ms
Oscillation stop voltage	Vstp		-1.2			V

CHAPTER 7   PACKAGE

7.1 Plastic Package

Plastic QFP12-48pin

7.2 Ceramic Package for Test Samples

DIP-64pin

(Unit: mm)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	N.C.	17	V_{L1}	33	P03	49	SEG15
2	SEG5	18	CA	34	K00	50	SEG14
3	SEG4	19	CB	35	K01	51	SEG13
4	SEG3	20	V_{SS}	36	K02	52	SEG12
5	SEG2	21	V_{DD}	37	K03	53	SEG11
6	SEG1	22	OSC1	38	N.C.	54	SEG10
7	SEG0	23	OSC2	39	N.C.	55	N.C.
8	N.C.	24	N.C.	40	N.C.	56	N.C.
9	N.C.	25	N.C.	41	N.C.	57	N.C.
10	N.C.	26	V_{S1}	42	N.C.	58	TEST
11	COM0	27	N.C.	43	R01	59	RESET
12	COM1	28	N.C.	44	R00	60	SEG9
13	COM2	29	N.C.	45	SEG19	61	SEG8
14	COM3	30	P00	46	SEG18	62	SEG7
15	V_{L3}	31	P01	47	SEG17	63	SEG6
16	V_{L2}	32	P02	48	SEG16	64	N.C.

N.C. = No Connection

I-69

CHAPTER 8   PAD LAYOUT

8.1 Diagram of Pad Layout

Chip size: 2,640 µm (X) x 2,180 µm (Y)

8.2 Pad Coordinates

Pad No	Pad Name	X	Y	Pad No	Pad Name	X	Y
1	R01	759	923	24	SEG0	-1,151	-644
2	R00	629	923	25	COM0	-1,126	-923
3	SEG19	401	923	26	COM1	-988	-923
4	SEG18	271	923	27	COM2	-858	-923
5	SEG17	141	923	28	COM3	-727	-923
6	SEG16	11	923	29	V_{L3}	-597	-923
7	SEG15	-119	923	30	V_{L2}	-466	-923
8	SEG14	-249	923	31	V_{L1}	-336	-923
9	SEG13	-379	923	32	CA	-206	-923
10	SEG12	-509	923	33	CB	-76	-923
11	SEG11	-639	923	34	V_{SS}	570	-923
12	SEG10	-769	923	35	V_{DD}	700	-923
13	TEST	-1,151	789	36	OSC1	835	-923
14	RESET	-1,151	657	37	OSC2	987	-923
15	SEG9	-1,151	526	38	V_{S1}	1,140	-923
16	SEG8	-1,151	396	39	P00	1,151	-11
17	SEG7	-1,151	266	40	P01	1,151	119
18	SEG6	-1,151	136	41	P02	1,151	249
19	SEG5	-1,151	6	42	P03	1,151	379
20	SEG4	-1,151	-124	43	K00	1,151	518
21	SEG3	-1,151	-254	44	K01	1,151	648
22	SEG2	-1,151	-384	45	K02	1,151	778
23	SEG1	-1,151	-514	46	K03	1,151	908

(Unit: μm)

II. E0C6001 Technical Software

Software

CONTENTS

Software

CHAPTER 1   CONFIGURATION

1.1 E0C6001 Block Diagram

Fig. 1.1.1
E0C6001 block diagram

1.2 ROM Map

The E0C6001 has a built-in mask ROM with a capacity of 1,024 steps × 12 bits for program storage. The configuration of the ROM is shown in Figure 1.2.1.

Fig. 1.2.1
Configuration of built-in ROM

1.3 Interrupt Vectors

When an interrupt request is received by the CPU, the CPU initiates the following interrupt processing after completing the instruction being executed.

(1) The address of the next instruction to be executed (the value of the program counter) is saved on the stack (RAM).

(2) The interrupt vector address corresponding to the interrupt request is loaded into the program counter.

(3) The branch instruction written in the vector is executed to branch to the software interrupt processing routine.

Note *Steps 1 and 2 require 12 cycles of the CPU system clock.*

The interrupt vectors are shown in Table 1.3.1.

Table 1.3.1
Interrupt requests and vectors

Page	Step	Interrupt Vector
1	00H	Initial reset
	01H	Clock timer interrupt
	04H	Input (K00–K03) interrupt
	05H	Input interrupt and clock timer interrupt

Addesses (start address of interrupt processing routines) to jump to are written into the addresses available for interrupt vector allocation.

1.4 Data Memory Map

The E0C6001 built-in RAM has 80 words of data memory, 32 words of display memory for the LCD, and I/O memory for controlling the peripheral circuit. When writing programs, note the following:

(1) Since the stack area is in the data memory area, take care not to overwrite the stack with data. Subroutine calls or interrupts use 3 words on the stack.

(2) Data memory addresses 000H–00FH are memory register areas that are addressed with register pointer RP.

Address	Low	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Page	High																
0	0	M0	M1	M2	M3	M4	M5	M6	M7	M8	M9	MA	MB	MC	MD	ME	MF
	1	RAM (80 words x 4 bits) R/W															
	2																
	3																
	4																
	5	Unused area															
	6																
	7																
	8																
	9	Display memory															
	A																
	B	Unused area															
	C																
	D																
	E	I/O memory															
	F																

Fig. 1.4.1
Data memory map

Note   Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Table 1.4.1(a) I/O memory map 1

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0E0H	K03	K02	K01	K00	K03	– *2	High	Low	Input port (K00–K03)
	R				K02	– *2	High	Low	
					K01	– *2	High	Low	
					K00	– *2	High	Low	
0E4H	TM3	TM2	TM1	TM0	TM3	–	High	Low	Timer data (clock timer 2 Hz)
	R				TM2	–	High	Low	Timer data (clock timer 4 Hz)
					TM1	–	High	Low	Timer data (clock timer 8 Hz)
					TM0	–	High	Low	Timer data (clock timer 16 Hz)
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EBH	0	EIT2	EIT8	EIT32	0 *5				
	R	R/W			EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)

*1 **Initial value following initial reset**

*2 **Not set in the circuit**

*3 **Undefined**

*4 **Reset (0) immediately after being read**

*5 **Always 0 when being read**

*6 **Refer to main manual**

Table 1.4.1(b) I/O memory map 2

Address	Register D3	D2	D1	D0	Name	SR *1	1	0	Comment
0EDH	0	0	0	IK0	0 *5				
	R				0 *5				
					0 *5				
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
0EFH	0	IT2	IT8	IT32	0 *5				
	R				IT2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
					IT8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
					IT32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
0F3H	0	0	R01 / BUZZER	R00 / FOUT	0 *5				
					0 *5				
	R		R/W		R01	0	High	Low	R01 output port data
					BUZZER	0	ON	OFF	Buzzer ON/OFF control register
					R00	0	High	Low	R00 output port data
					FOUT	0	ON	OFF	Frequency output ON/OFF control register
0F6H	P03	P02	P01	P00	P03	– *2	High	Low	
	R/W				P02	– *2	High	Low	I/O port (P00–P03)
					P01	– *2	High	Low	
					P00	– *2	High	Low	

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Table 1.4.1(c) I/O memory map 3

Address	Register D3	Register D2	Register D1	Register D0	Name	SR *1	1	0	Comment
0F9H	0	TMRST	0	0	0 *5				
	R	W	R		TMRST	Reset	Reset	–	Clock timer reset
					0 *5				
					0 *5				
0FAH	HLMOD	0	0	0	HLMOD	0	Heavy load	Normal load	Heavy load protection mode register
	R/W	R			0 *5				
					0 *5				
					0 *5				
0FBH	CSDC	0	0	0	CSDC	0	Static	Dynamic	LCD drive switch
	R/W	R			0 *5				
					0 *5				
					0 *5				
0FCH	0	0	0	IOC	0 *5				
	R			R/W	0 *5				
					0 *5				
					IOC	0	Output	Input	I/O port P00–P03 Input/Output

*1 Initial value following initial reset

*2 Not set in the circuit

*3 Undefined

*4 Reset (0) immediately after being read

*5 Always 0 when being read

*6 Refer to main manual

Table 1.4.1(d) I/O memory map 4

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0FDH	XBZR	0	XFOUT1	XFOUT0	XBZR	0	2 kHz	4 kHz	Buzzer frequency control
	R/W	R	R/W		0 *5				
					XFOUT1	0	High	Low	FOUT frequency control: XFOUT1(0), XFOUT0(0) -> F1 XFOUT1(0), XFOUT0(1) -> F2
					XFOUT0	0	High	Low	XFOUT1(1), XFOUT0(0) -> F3 XFOUT1(1), XFOUT0(1) -> F4

*1 **Initial value following initial reset**

*2 **Not set in the circuit**

*3 **Undefined**

*4 **Reset (0) immediately after being read**

*5 **Always 0 when being read**

*6 **Refer to main manual**

CHAPTER 2   INITIAL RESET

2.1 Internal Register Status on Initial Reset

Following an initial reset, the internal registers and internal data memory area are initialized to the values shown in Tables 2.1.1 and 2.1.2.

Table 2.1.1
Initial values of internal registers

Internal Register		Bit Length	Initial Value Following Reset
Program counter step	PCS	8	00H
Program counter page	PCP	4	1H
New page pointer	NPP	4	1H
Stack pointer	SP	8	Undefined
Index register	X	8	Undefined
Index register	Y	8	Undefined
Register pointer	RP	4	Undefined
General register	A	4	Undefined
General register	B	4	Undefined
Interrupt flag	I	1	0
Decimal flag	D	1	0
Zero flag	Z	1	Undefined
Carry flag	C	1	Undefined

Table 2.1.2
Initial values of internal data memory area

Internal Data Memory Area	Bit Length	Initial Value Following Reset	Address
RAM data	4×80	Undefined	000H–05FH
Display memory	4×20	Undefined	090H–0AFH
Internal I/O register	See Tables 1.4.1(a)–1.4.1(d)		0E0H–0FDH

After an initial reset, the program counter page (PCP) is initialized to 1H, and the program counter step (PCS), to 00H. This is why the program is executed from step 00H of the first page.

The initial values of some internal registers and internal data memory area locations are undefined after a reset. Set them as necessary to the proper initial values in the program.

The peripheral I/O functions (memory-mapped I/O) are assigned to internal data memory area addresses 0E0H to 0FDH. Each address represents a 4-bit internal I/O register, allowing access to the peripheral functions in 1-word (4-bit) read/write units.

2.2 Initialize Program Example

The following is a program that clears the RAM and LCD,
resets the flags, registers and timer, and sets the stack
pointer immediately after resetting the system.

Label	Mnemonic/operand		Comment
	ORG	100H	
	JP	INIT	; Jump to "INIT"
;			
	ORG	110H	
INIT	RST	F,0011B	; Interrupt mask, decimal
			; adjustment off
;			
	LD	X,0	;⌐
RAMCLR	LDPX	MX,0	;
	CP	XH,5H	; Clear RAM (00H–4FH)
	JP	NZ,RAMCLR	;
	LD	X,90H	;⌐
LCDCLR	LDPX	MX,0	;⌐
	CP	XH,0BH	; Clear LCD (90H–AFH)
	JP	NZ,LCDCLR	;⌐
;			
	LD	A,0	;⌐
	LD	B,4	;
	LD	SPL,A	; Set stack pointer to 40H
	LD	SPH,B	;⌐
;			
	LD	X,0F9H	;⌐ Reset timer
	OR	MX,0100B	;⌐
;			
	LD	X,0EBH	;⌐ Enable timer interrupt
	OR	MX,0111B	;⌐
;			
	LD	X,0E8H	;⌐ Enable input interrupt
	OR	MX,1111B	;⌐ (K03–K00)
;			
	LD	X,0	;⌐
	LD	Y,0	;
	LD	A,0	; Reset register flags
	LD	B,0	;
	RST	F,0	;⌐
	EI		; Enable interrupt

The above program is a basic initialization program for the E0C6001. The setting data are all initialized as shown in Table 2.1.1 by executing this program. When using this program, add setting items necessary for each specific application. (Figure 2.2.1 is the flow chart for this program.)

```
        Initialization

           Reset                       I : Interrupt flag
        I (Interrupt flag)
D (Decimal adjustment flag)            D : Decimal adjustment flag

         Clear RAM                      Clear data RAM (00H to 04FH)
                                        Clear segment RAM (90H to 0AFH)

          Set SP                        Set stack pointer to 40H

         Reset timer

    Enable timer interrupt              Enable timer interrupt 2 Hz, 8 Hz, 32 Hz

    Enable input interrupt              Enable K03–K00 input port interrupt

  Reset registers (X, Y, A, B)
       flags (I, Z, D, C)

     EI (enable interrupt)

           ( )                          To next process
```

Fig. 2.2.1
Flow chart of the initialization
program

CHAPTER 3   PERIPHERAL CIRCUITS

Details on how to control the E0C6001 peripheral circuit is given in this chapter.

3.1 Input Port

Input port memory map

Table 3.1.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0E0H	K03	K02	K01	K00	K03	– *2	High	Low	Input port (K00–K03)
	R				K02	– *2	High	Low	
					K01	– *2	High	Low	
					K00	– *2	High	Low	
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EDH	0	0	0	IK0	0 *5				
	R				0 *5				
					0 *5				
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Control of
the input port

The E0C6001 has one 4-bit input port (K00–K03). Input port data can be read as a 4-bit unit (K00–K03).

The state of the input ports can be obtained by reading the data (bits D3, D2, D1, D0) of address 0E0H. The input ports can be used to send an interrupt request to the CPU via the input interrupt condition flag. See Section 3.8 "Interrupt and Halt", for details.

Examples of input
port control
program

• **Loading K00–K03 into the A register**

Label	Mnemonic/operand	Comment
	LD Y,0E0H	; Set address of port
	LD A,MY	; A register ← K00–K03

As shown in Figure 3.1.1, the two instruction steps above load the data of the input port into the A register.

A register	D3	D2	D1	D0
	K03	K02	K01	K00

Fig. 3.1.1
Loading the A register

The data of the input port can be loaded into the B register or MX instead of the A register.

• Bit-unit checking of input ports

Label	Mnemonic/operand		Comment
	DI		;Disable interrupt
	LD	Y,0E0H	;Set address of port
INPUT1:	FAN	MY,0010B	;
	JP	NZ,INPUT1	;Loop until K01 becomes "0"
INPUT2:	FAN	MY,0010B	;
	JP	Z,INPUT2	;Loop until K01 becomes "1"

This program loopes until a rising edge is input to input port K01.

The input port can be addressed using the X register instead of the Y register.

Note *When the input port is changed from high level to low level with a pull-down resistor, the signal falls following a certain delay caused by the time constants of the pull-down resistance and the input gate capacitance. It is therefore necessary to observe a proper wait time before the input port data is read.*

3.2 Output Port

Output port memory map

Table 3.2.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0F3H	0	0	R01 BUZZER	R00 FOUT	0 *5 0 *5				
	R		R/W		R01	0	High	Low	R01 output port data
					BUZZER	0	ON	OFF	Buzzer ON/OFF control register
					R00	0	High	Low	R00 output port data
					FOUT	0	ON	OFF	Frequency output ON/OFF control register

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Control of the output port

The E0C6001 Series have 2 bits for general output ports (R00, R01). R00 and R01 although can be use for special use output port as shown in later of this section. The output port is a read/write register, output pins provide the contents of the register. The states of the output ports (R00, R01) are decided by the data of address 0F3H. Output ports can also be read, and output control is possible using the operation instructions (AND, OR, etc.). The output ports are all initialized to low level (0) after an initial reset.

Examples of output port control program

• Loading B register data into R00, R01

Label	Mnemonic/operand	Comment
	LD Y,0F3H	; Set address of port
	LD MY,B	; R00, R01 ← B register

As shown in Figure 3.2.1, the two instruction steps above load the data of the B register into the output ports.

Fig. 3.2.1
Control of the output port

The output data can be taken from the A register, MX, or immediate data instead of the B register.

• Bit-unit operation of output ports

Label	Mnemonic/operand		Comment
	LD	Y,0F3H	;Set address of port
	OR	MY,0010B	;Set R01 to 1
	AND	MY,1110B	;Set R00 to 0

The three instruction steps above cause the output port to be set, as shown in Figure 3.2.2.

Fig. 3.2.2
Setting of the output port

3.3 Special Use Output Port

Special use output
port memory map

Table 3.3.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0F3H	0	0	R01 BUZZER	R00 FOUT	0 *5 0 *5				
	R		R/W		R01	0	High	Low	R01 output port data
					BUZZER	0	ON	OFF	Buzzer ON/OFF control register
					R00	0	High	Low	R00 output port data
					FOUT	0	ON	OFF	Frequency output ON/OFF control register
0FDH	XBZR	0	XFOUT1	XFOUT0	XBZR	0	2 kHz	4 kHz	Buzzer frequency control
	R/W	R	R/W		0 *5				
					XFOUT1	0	High	Low	FOUT frequency control: XFOUT1(0), XFOUT0(0) -> F1 XFOUT1(0), XFOUT0(1) -> F2
					XFOUT0	0	High	Low	XFOUT1(1), XFOUT0(0) -> F3 XFOUT1(1), XFOUT0(1) -> F4

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Control of the special use output port

In addition to the regular DC, special output can be selected for output ports R00 and R01, as shown in Table 3.3.2. Figure 3.3.1 shows the structure of output ports R00 and R01.

Table 3.3.2
Special output

Pin Name	When Special Output is Selected
R00	FOUT or $\overline{\text{BUZZER}}$
R01	BUZZER

Fig. 3.3.1
Structure of output ports
R00, R01

Examples of special use output port control program

• Buzzer driver output (BUZZER)

When output port R01 is set for BUZZER and R00 is set for $\overline{\text{BUZZER}}$, it performs 2,048 Hz or 4,096 Hz selected by register XBZR (0FDH D3).

Label	Mnemonic/operand		Comment
	LD	Y,0FDH	; Set address of BUZZER
			; frequency control register
	LD	MY,1000B	; Select 2,048 Hz
	LD	Y,0F3H	; Set address of output port
	OR	MY,0010B	; Turn on BUZZER
	:	:	
	AND	MY,1101B	; Turn off BUZZER

• Internal divided frequency output (FOUT)

When output port R00 is set to FOUT output, fosc or clock frequency divided into fosc is generated. Clock frequency may be selected individually for F1–F4, from among 5 types by mask option; a clock frequency is then selected from 4 types (i.e., F1–F4) through XFOUT0 and XFOUT1 (0FDH D0 and D1) registers and is generated.
The clock frequency types are shown in Table 3.3.3.

Table 3.3.3
Mask option and register selection

Mask Option Sets	Clock Frequency (Hz) fosc = 32.768 kHz			
	F1	F2	F3	F4
	(D1,D0)=(0,0)	(D1,D0)=(0,1)	(D1,D0)=(1,0)	(D1,D0)=(1,1)
Set 1	256 (fosc/128)	512 (fosc/64)	1,024 (fosc/32)	2,048 (fosc/16)
Set 2	512 (fosc/64)	1,024 (fosc/32)	2,048 (fosc/16)	4,096 (fosc/8)
Set 3	1,024 (fosc/32)	2,048 (fosc/16)	4,096 (fosc/8)	8,192 (fosc/4)
Set 4	2,048 (fosc/16)	4,096 (fosc/8)	8,192 (fosc/4)	16,384 (fosc/2)
Set 5	4,096 (fosc/8)	8,192 (fosc/4)	16,384 (fosc/2)	32,768 (fosc/1)

For example mask option is set to Set 4:

Label	Mnemonic/operand		Comment
	LD	Y,0FDH	; Set address of FOUT
			; frequency control register
	LD	MY,0011B	; Select 16,384 Hz
	LD	Y,0F3H	; Set address of output port
	OR	MY,0001B	; Turn on FOUT
	:	:	
	AND	MY,1110B	; Turn off FOUT

3.4 I/O Port

I/O port memory map

Table 3.4.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0F6H	P03	P02	P01	P00	P03	– *2	High	Low	I/O port (P00–P03)
	R/W				P02	– *2	High	Low	
					P01	– *2	High	Low	
					P00	– *2	High	Low	
0FCH	0	0	0	IOC	0 *5				
	R			R/W	0 *5				
					0 *5				
					IOC	0	Output	Input	I/O port P00–P03 Input/Output

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Control of the I/O port

The E0C6001 contains a 4-bit general I/O port (4 bits × 1). This port can be used as an input port or an output port, according to I/O port control register IOC. When IOC is "0", the port is set for input, when it is "1", the port is set for output.

• How to set an input port

Set "0" in the I/O port control register (D0 of address 0FCH), and the I/O port is set as an input port. The state of the I/O port (P00–P03) is decided by the data of address 0F6H. (In the input mode, the port level is read directly.)

• How to set an output port

Set "1" in the I/O port control register, and the I/O port is set as an output port. The state of the I/O port is decided by the data of address 0F6H. This data is held by the register, and can be set regardless of the contents of the I/O control register. (The data can be set whether P00 to P03 ports are input ports or output ports.)

The I/O control registers are cleared to "0" (input/output ports are set as input ports), and the data registers are also cleared to "0" after an initial reset.

Examples of I/O port control program

• Loading P00–P03 input data into A register

Label	Mnemonic/operand	Comment
	LD Y,0FCH	; Set address of I/O control port
	AND MY,1110B	; Set port as input port
	LD Y,0F6H	; Set address of port
	LD A,MY	; A register ← P00–P03

As shown in Figure 3.4.1, the four instruction steps above load the data of the I/O ports into the A register.

Fig. 3.4.1
Loading into the A register

	D3	D2	D1	D0
A register	P03	P02	P01	P00

• Loading P00–P03 output data into A register

Label	Mnemonic/operand		Comment
	LD	Y,0FCH	*;* Set the address of input/output
			; port control register
	OR	MY,0001B	*;* Set as output port
	LD	Y,0F6H	*;* Set the address of port
	LD	A,MY	*;* A register ← P00–P03

As shown in Figure 3.4.2, the four instruction steps above load the data of the I/O ports into the A register.

Fig. 3.4.2
Control of I/O port (input)

Data can be loaded from the I/O port into the B register or MX instead of the A register.

• Loading contents of B register into P00–P03

Label	Mnemonic/operand		Comment
	LD	Y,0FCH	;Set the address of input/output
			;port control register
	OR	MY,0001B	;Set port as output port
	LD	Y,0F6H	;Set the address of port
	LD	MY,B	;P00–P03 ← B register

As shown in Figure 3.4.3, the four instruction steps above load the data of the B register into the I/O ports.

Fig. 3.4.3
Control of the I/O port (output)

The output data can be taken from the A register, MX, or immediate data instead of the B register.

Bit-unit operation for the I/O port is identical to that for the input ports (K00–K03) or output ports (R00, R01).

3.5 LCD Driver

LCD driver memory map

Table 3.5.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0FBH	CSDC	0	0	0	CSDC	0	Static	Dynamic	LCD drive switch
	R/W		R		0 *5				
					0 *5				
					0 *5				

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
090	Display memory (write only) 32 words x 4 bits															
0A0																

Fig. 3.5.1
Display memory map

Control of the LCD driver

The E0C6001 contains 128 bits of display memory in addresses 090H to 0AFH of the data memory. Each display memory can be assigned to any 80 bits of the 128 bits for the LCD driver (20 SEG $\times$ 4 COM), 60 bits of the 128 bits (20 SEG $\times$ 3 COM) or 40 bits of the 128 bits (20 SEG $\times$ 2 COM) by using a mask option. The remaining 48 bits, 68 bits or 88 bits of display memory are not connected to the LCD driver, and are not output even when data is written. An LCD segment is on with "1" set in the display memory, and off with "0" set in the display memory. Note that the display memory is a write-only.

• LCD drive control register (CSDC)

The LCD drive control register (CSDC: address 0FBH, D3) can set the 1/1 duty drive. Set "0" in CSDC for 1/4 duty, 1/3 duty or 1/1 duty drive. Set "1" in CSDC and the same value in the registers corresponding to COMs 0 through 3 for 1/1 duty drive.
Figure 3.5.2 shows the 1/1 duty drive waveform (1/3 bias) and Figure 3.5.3 shows an example of the 7-segment LCD assignment.
See page I-41 for the 1/1 duty drive waveform (1/2 bias).

E0C6001 TECHNICAL SOFTWARE

Fig. 3.5.2
1/1 duty drive control
(1/3 bias)

Fig. 3.5.3
7-segment LCD assignment

Address	Register			
	D3	D2	D1	D0
090H	d	c	b	a
091H		g	f	e

In the assignment shown in Figure 3.5.3, the 7-segment display pattern is controlled by writing data to display memory addresses 090H and 091H.

II-30

Examples of LCD driver control program

• **Displaying 7-segment**

The LCD display routine using the assignment of Figure 3.5.3 can be programmed as follows.

Label	Mnemonic/operand		Comment
	ORG	000H	
	RETD	3FH	;0 is displayed
	RETD	06H	;1 is displayed
	RETD	5BH	;2 is displayed
	RETD	4FH	;3 is displayed
	RETD	66H	;4 is displayed
	RETD	6DH	;5 is displayed
	RETD	7DH	;6 is displayed
	RETD	27H	;7 is displayed
	RETD	7FH	;8 is displayed
	RETD	6FH	;9 is displayed
SEVENS:	LD	B,0	;Set the address of jump
	LD	X,090H	;Set address of display memory
	JPBA		

When the above routine is called (by the CALL or CALZ instruction) with any number from "0" to "9" set in the A register for the assignment of Figure 3.5.4, seven segments are displayed according to the contents of the A register.

Fig. 3.5.4
Data set in A register and displayed patterns

A resister	Display	A resister	Display	A resister	Display	A resister	Display	A resister	Display
0		2		4		6		8	
1		3		5		7		9	

The RETD instruction can be used to write data to the display memory only if it is addressed using the X register. (Addressing using the Y register is invalid.)

Note that the stack pointer must be set to a proper value before the CALL (CALZ) instruction is executed.

• Bit-unit operation of the display memory

Fig. 3.5.5
Example of segment
assignment

Address	Data			
	D3	D2	D1	D0
090H			▲	●

▲ : SEG-A
● : SEG-B

Label	Mnemonic/operand		Comment
	LD	X,SEGBUF	; Set address display
			; memory buffer
	LD	Y,090H	; Set address display memory
	LD	MX,3	; Set buffer data
	LD	MY,MX	; SEG-A, B ON (○, △)
	AND	MX,1110B	; Change buffer data
	LD	MY,MX	; SEG-A OFF (●, △)
	AND	MX,1101B	; Change buffer data
	LD	MY,MX	; SEG-B OFF (●, ▲)

For manipulation of the display memory in bit-units for the assignment of Figure 3.5.5, a buffer must be provided in RAM to hold data. Note that, since the display memory is write-only, data cannot be changed directly using an ALU instruction (for example, AND or OR).

After manipulating the data in the buffer, write it into the corresponding display memory using the transfer command.

3.6 Timer

Timer memory map

Table 3.6.1 I/O memory map

Address	Register				Name	SR [1]	1	0	Comment
	D3	D2	D1	D0					
0E4H	TM3	TM2	TM1	TM0	TM3	–	High	Low	Timer data (clock timer 2 Hz)
		R			TM2	–	High	Low	Timer data (clock timer 4 Hz)
					TM1	–	High	Low	Timer data (clock timer 8 Hz)
					TM0	–	High	Low	Timer data (clock timer 16 Hz)
0EBH	0	EIT2	EIT8	EIT32	0 [5]				
	R		R/W		EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
0EFH	0	IT2	IT8	IT32	0 [5]				
		R			IT2 [4]	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
					IT8 [4]	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
					IT32 [4]	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
0F9H	0	TMRST	0	0	0 [5]				
	R	W	R		TMRST	Reset	Reset	–	Clock timer reset
					0 [5]				
					0 [5]				

*1 Initial value following initial reset
*2 Not set in the circuit
*3 Undefined
*4 Reset (0) immediately after being read
*5 Always 0 when being read
*6 Refer to main manual

Control of the timer

The E0C6001 contains a timer with a basic oscillation of 32.768 kHz (typical). This timer is a 4-bit binary counter, and the counter data can be read as necessary. The counter data of the 16 Hz clock can be read by reading TM3 to TM0 (address 0E4H, D3 to D0). ("1" to "0" are set in TM3 to TM0, corresponding to the high-low levels of the 2 Hz, 4 Hz, 8 Hz, and 16 Hz 50 % duty waveform. See Figure 3.6.1.) The timer can also interrupt the CPU on the falling edges of the 32 Hz, 8 Hz, and 2 Hz signals. For details, see Section 3.8, "Interrupt and Halt".

Address	Register bit	Frequency	Clock timer timing chart
0E4H	D0	16 Hz	
	D1	8 Hz	
	D2	4 Hz	
	D3	2 Hz	
Occurrence of 32 Hz interrupt request			
Occurrence of 8 Hz interrupt request			
Occurrence of 2 Hz interrupt request			

Fig. 3.6.1
Output waveform of
timer and interrupt timing

The timer is reset by setting "1" in TMRST (address 0F9H, D2).

Note *The 128 Hz to 2 Hz of the internal divider is initialized by resetting the timer.*

Examples of timer control program

• Initializing the timer

Label	Mnemonic/operand	Comment
	LD Y,0F9H	; Set address of the timer
		; reset register
	OR MY,0100B	; Reset the timer

The two instruction steps above are used to reset (clear TM0–TM3 to 0) and restart the timer. The TMRST register is cleared to "0" by hardware 1 clock after it is set to "1".

• Loading the timer

Label	Mnemonic/operand	Comment
	LD Y,0E4H	; Set address of
		; the timer data (TM0 to TM3)
	LD A,MY	; Load the data of
		; TM0 to TM3 into A register

As shown in Table 3.6.2, the two instruction steps load the data of TM0 to TM3 into the A register.

Table 3.6.2
Loading the timer data

A register	D3	D2	D1	D0
	TM3 (2 Hz)	TM2 (4 Hz)	TM1 (8 Hz)	TM0 (16 Hz)

• Checking timer edge

Label	Mnemonic/operand		Comment
	LD	X,TMSTAT	; Set address of the timer edge counter
	CP	MX,0	; Check whether the timer edge
			; counter is "0"
	JP	Z,RETURN	; Jump if "0" (Z-flag is "1")
	LD	Y,0E4H	; Set address of the timer
	LD	A,MY	; Read the data of TM0 to TM3
			; into A register
	LD	Y,TMDTBF	; Set address of the timer data buffer
	XOR	MY,A	; Did the count on the timer
			; change?
	FAN	MX,0100B	; Check bit D2 of the timer data buffer
	LD	MY,A	; Set the data of A register into
			; the timer data buffer
	JP	Z,RETURN	; Jump, if the Z-flag is "1"
	ADD	MX,0FH	; Decrement the timer edge counter
;			
RETURN:	RET		; Return

This program takes a subroutine form. It is called at short intervals, and decrements the data at address TMSTAT every 125 ms until the data reaches "0". The timing chart is shown in Figure 3.6.2. The timer can be addressed using the X register instead of the Y register.

Note TMSTAT and TMDTBF may be any address in RAM and not involve a hardware function.

Fig. 3.6.2
Timing of the timer
edge counter

Timer edge counter (TMSTAT) decrementing timing

3.7 Heavy Load Protection Function

Heavy load protection function memory map

Table 3.7.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0FAH	HLMOD	0	0	0	HLMOD	0	Heavy load	Normal load	Heavy load protection mode register
	R/W	R			0 *5				
					0 *5				
					0 *5				

*1 Initial value following initial reset

*2 Not set in the circuit

*3 Undefined

*4 Reset (0) immediately after being read

*5 Always 0 when being read

*6 Refer to main manual

Heavy load protection function

The E0C6001 has the heavy load protection function for when the battery load becomes heavy and the source voltage changes, such as when an external buzzer sounds or an external lamp lights. The state where the heavy load protection function is in effect is called the heavy load protection mode. Compared with the normal operation mode, this mode can reduce the output voltage variation of the internal regulated voltage and spend more power consumption.

The normal mode changes to the heavy load protection mode in the following case:

• When the software changes the mode to the heavy load protection mode (HLMOD = "1")

Examples of heavy load protection function control program

• **Operation through the HLMOD register**

This is a sample program when lamp is driven with the R00 terminal during performance of heavy load protection.

Label	Mnemonic/operand		Comment
	LD	X,0FAH	; Sets the address of HLMOD
	OR	MX,1000B	; Sets to the heavy protection mode
	LD	Y,0F3H	; Sets the address of R0n port
	OR	MY,0001B	; Turns lamp ON
	:		
	:		
	LD	Y,0F3H	; Sets the R0n port address
	AND	MY,1110B	; Turns the lamp OFF
	CALL	WT1S	; 1 second waiting time (software timer)
	AND	MX,0111B	; Cancels the heavy load protection mode

In the above program, the heavy load protection mode is canceled after 1 sec waiting time provided as the time for the battery voltage to stabilize after the lamp is turned off; however, since this time varies according to the nature of the battery, time setting must be done in accordance with the actual application.

3.8 Interrupt and Halt

Interrupt memory map

Table 3.8.1 I/O memory map

Address	Register				Name	SR *1	1	0	Comment
	D3	D2	D1	D0					
0E8H	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
	R/W				EIK02	0	Enable	Mask	Interrupt mask register (K02)
					EIK01	0	Enable	Mask	Interrupt mask register (K01)
					EIK00	0	Enable	Mask	Interrupt mask register (K00)
0EBH	0	EIT2	EIT8	EIT32	0 *5				
	R	R/W			EIT2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
					EIT8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
					EIT32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
0EDH	0	0	0	IK0	0 *5				
	R				0 *5				
					0 *5				
					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
0EFH	0	IT2	IT8	IT32	0 *5				
	R				IT2 *4	0	Enable	Mask	Interrupt factor flag (clock timer 2 Hz)
					IT8 *4	0	Enable	Mask	Interrupt factor flag (clock timer 8 Hz)
					IT32 *4	0	Enable	Mask	Interrupt factor flag (clock timer 32 Hz)

*1 Initial value following initial reset

*2 Not set in the circuit

*3 Undefined

*4 Reset (0) immediately after being read

*5 Always 0 when being read

*6 Refer to main manual

Control of interrupts and halt

The E0C6001 supports two types of a total of 7 interrupts. There are three timer interrupts (2 Hz, 8 Hz, 32 Hz) and four input interrupts (K00–K03).

The 7 interrupts are individually enabled or masked (disabled) by interrupt mask registers. The EI and DI instructions can be used to set or reset the interrupt flag (I), which enables or disables all the interrupts at the same time.

When an interrupt is accepted, the interrupt flag (I) is reset, and cannot accepts any other interrupts (DI state).

Restart from the halt state created by the HALT instruction, is done by interrupt.

• **Interrupt factor flags**

IK0 This flag is set when any of the K00 to K03 input interrupts occurs. The interrupt factor flag (IK0) is set to "1" when the contents of the input (K00–K03) become "1" and the data of the corresponding interrupt mask register (EIK00–EIK03) is "1".
The contents of the IK0 flag can be loaded by software to determine whether the K00–K03 input interrupts have occured.

The flag is reset when loaded by software. (See Figure 3.8.1.)

Fig. 3.8.1
K00–K03
Input interrupt circuit

IT32   This flag is set to "1" when a falling edge is detected in the timer TM1 (32 Hz) signal.
       The contents of the IT32 flag can be loaded by software to determine whether a 32 Hz timer interrupt has occured.

       The flag is reset, when it is loaded by software. (See Figure 3.8.2.)

IT8   This flag is set to "1" when a falling edge is detected in the timer TM1 (8 Hz) signal.
       The contents of the IT8 flag can be loaded by software to determine whether an 8 Hz timer interrupt has occured.

       The flag is reset, when it is loaded by software. (See Figure 3.8.2.)

IT2   This flag is set to "1" when a falling edge is detected in the timer TM1 (2 Hz) signal.
       The contents of the IT2 flag can be loaded by software to determine whether a 2 Hz timer interrupt has occured.

   The flag is reset, when it is loaded by software. (See Figure 3.8.2.)

Fig. 3.8.2
Timer interrupt circuit

• Interrupt mask registers

The interrupt mask registers are registers that individually specify whether to enable or mask the timer interrupt (2 Hz, 8 Hz, 32 Hz) or input interrupt (K00–K03).

The following are descriptions of the interrupt mask registers.

EIK00 to EIK03   This register enables or masks the K00–K03 input interrupt. The interrupt condition flag (IK0) is set to "1" when the contents of the input (K00–K03) become "1" and the data of the corresponding interrupt mask register (EIK00–EIK03) is "1". The CPU is interrupted if it is in the EI state (interrupt flag [I] = "1"). (See Figure 3.8.1.)

<Inputinterruptprogramingrelatedprecautions>

Port K input

Active status

Mask register

①   Factor flag set   Not set

Fig. 3.8.3
Input interrupt timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at ①.

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = high status), the factor flag for input interrupt may be set.
For example, a factor flag is set with the timing of ① shown in Figure 3.8.3. However, when clearing the content of the mask register with the input terminal kept in the high status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.
Consequently, when the input terminal is in the active status (high status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the rising edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (low status).

EIT32 This register enables or masks the 32 Hz timer interrupt. The CPU is interrupted if it is in the EI state when the interrupt mask register (EIT32) is set to "1" and the interrupt condition flag (IT32) is "1". (See Figure 3.8.2.)

EIT8 This register enables or masks the 8 Hz timer interrupt. The CPU is interrupted if it is in the EI state when the interrupt mask register (EIT8) is set to "1" and the interrupt condition flag (IT8) is "1". (See Figure 3.8.2.)

EIT2 This register enables or masks the 2 Hz timer interrupt. The CPU is intterrupted if it is in the EI state when the interrupt mask register (EIT2) is set to "1" and the interrupt condition flag (IT2) is "1". (See Figure 3.8.2.)

• Interrupt vector address

The E0C6001 interrupt vector address is made up of the low-order 2 bits of the program counter (12 bits), each of which is assigned a specific function as shown in Figure 3.8.4.

PCP3	PCP2	PCP1	PCP0	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0
0	0	0	1	0	0	0	0	0	×	0	×

Input (K00–K03) interrupt
Clock timer interrupt

Fig. 3.8.4 Assignment of the interrupt vector address

Note that all of the three timer interrupts have the same vector address, and software must be used to judge whether or not a given timer interrupt has occurred. For instance, when the 32 Hz timer interrupt and the 8 Hz timer interrupt are enabled at the same time, the accepted timer interrupt must be identified by software. (Similarly, the K00–K03 input interrupts must be identified by software.)

When an interrupt is generated, the hardware resets the interrupt flag (I) to enter the DI state. Execute the EI instruction as necessary to recover the EI state after interrupt processing.

Set the EI state at the start of the interrupt processing routine to allow nesting of the interrupts.

The interrupt factor flags must always be reset before setting the EI status in the corresponding interrupt processing routine. (The flag is reset when the interrupt condition flag is read by software.)

<u>If the EI instruction is executed without resetting the inter-rupt factor flag after generating the timer interrupt, and if the corresponding interrupt mask register is still "1", the same interrupt is generated once more. (See Figure 3.8.5.)</u>

<u>If the EI state is set without resetting the interrupt factor flag after generating the input interrupt (K00–K03), the same interrupt is generated once more. (See Figure 3.8.5.)</u>

The interrupt factor flag must always be read (reset) in the DI state (interrupt flag [I] = "0"). There may be an operation error if read in the EI state.

The timer interrupt factor flags (IT32, IT8, IT2) and the stopwatch interrupt factor flags (ISW1, ISW0) are set whether the corresponding interrupt mask register is set or not.

The input interrupt factor flag (IK0) is allowed to be set in the condition when the corresponding interrupt mask regis-ter (EIK00–EIK03) is set to "1" (interrupt is enabled). (See Figure 3.8.5.)

Table 3.8.2 shows the interrupt vector map.

Table 3.8.2
Interrupt vector map

Page	Step	Interrupt Vector
1	00H	Initial reset
	01H	Clock timer interrupt
	04H	Input (K00–K03) interrupt
	05H	Input interrupt and clock timer interrupt

Addesses (start address of interrupt processing routines) to jump to are written into the addresses available for interrupt vector allocation.

Fig. 3.8.5
Internal interrupt circuit

Examples of interrupt and halt control program

• Restart from halt state by interrupt

Mainroutine

Label	Mnemonic/operand	Comment
	LD X,0E8H	; Set address of K00 to K03
		; interrupt mask register
	OR MX,1111B	; Enable K00 to K03
		; input interrupt
;		
	LD X,0EBH	; Set address of timer interrupt
		; mask register
	OR MX,0111B	; Enable timer interrupt
		; (32 Hz, 8 Hz, 2 Hz)
MAIN:	EI	; Set interrupt flag (EI state is set)
	HALT	; Halt mode
	JP MAIN	; Jump to MAIN

Interruptionvectorroutine

Label	Mnemonic/operand	Comment
	ORG 100H	
	JP INIT	
	JP INTR	; Timer interrupt is generated
	JP INTR	
	JP INTR	
	JP INTR	; K00 to K03 interrupt is generated
	JP INTR	; Timer interrupt, K00 to K03 interrupt
		; are generated
;		
INTR:	LD X,0EFH	; Address of timer interrupt factor flag
	LD Y,TMFSK	; Address of timer interrupt factor flag buffer
	LD MY,MX	
	FAN MY,0100B	; Check 2 Hz timer interrupt
	JP Z,TI8RQ	; Jump if not 2 Hz timer interrupt
	CALL TINT2	; Call 2 Hz timer interrupt service routine
TI8RQ:		
	LD Y,TMFSK	; Address of timer factor flag buffer
	FAN MY,0010B	; Check 8 Hz timer interrupt
	JP Z,TI32RQ	; Jump if not 8 Hz timer interrupt
	CALL TINT8	; Call 8 Hz timer interrupt service routine

```
TI32RQ:
        LD      Y,TMFSK    ; Address of timer factor flag buffer
        FAN     MY,0001B   ; Check 8 Hz timer interrupt
        JP      Z,IK0RQ    ; Jump if not 32 Hz timer interrupt
        CALL    TINT32     ; Call 32 Hz timer interrupt service routine
IK0RQ:
        LD      X,0EDH     ; Address of K00 to K03 input interrupt flag
        FAN     MX,0001B   ; Check K00 to K03 input interrupt
        JP      Z,INTEND   ; Jump if not K00 to K03 input interrupt
        CALL    IK0INT     ; Call K00 to K03 input interrupt service
                           ; routine
INTEND:
        EI
        RET
```

The above program is normally used to restart the CPU
when in the halt state by interrupt and to return it to the
halt state again after the interrupt processing is completed.
The processing proceeds by repeating the → halt interrupt
→ halt → interrupt cycle.

The interrupt factor flag is reset when load by the software.

Thus, when using interrupts which interrupt factor flags are
in the same address at the same time, flag check must be
done after storing the data. For example, store the 1 word
including the factor flag in the RAM. (If check is directly
done by the FAN instruction, the factor flags of the same
address are all reset.)

Reading of interrupt factor flags is available at EI, but be
careful in the following cases.
If the interrupt mask register value corresponding to the
interrupt factor flags to be read is set to "1", an interrupt
request will be generated by the interrupt factor flags set
timing, or an interrupt request will not be generated.

CHAPTER 4 SUMMARY OF PROGRAMMING POINTS

- **Core CPU**
After the system reset, only the program counter (PC), new page pointer (NPP) and interrupt flag (I) are initialized by the hardware. The other internal circuits whose settings are undefined must be initialized with the program.

- **Power Supply**
External load driving through the output voltage of constant voltage circuit or voltage booster/reducer is not permitted.

- **Data Memory**
  – Since some portions of the RAM are also used as stack area during sub-routine call or register saving, see to it that the data area and the stack area do not overlap.

  – The stack area consumes 3 words during a sub-routine call or interrupt.

  – Address 00H–0FH in the RAM is the memory register area addressed by the register pointer RP.

  – Memory is not mounted in unused area within the memory map and in memory area not indicated in this manual. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

- **Initial Reset**
  – Maintain the initial reset circuit at high level for at least 4 seconds (in case of oscillation frequency fosc = 32 kHz) because noise rejector is built-in.

  – When utilizing the simultaneous high input reset function of the input ports (K00–K03), take care not to make the ports specified during normal operation to go high simultaneously.

- **Input Port**   – When modifying the input port from high level to low level with pull-down resistance, a delay will occur at the rise of the waveform due to time constant of the pull-down resistance and input gate capacities. Provide appropriate waiting time in the program when performing input port reading.

        – Input interrupt programing related precautions

Fig. 4.1
Input interrupt timing

When the content of the mask register is rewritten, while the port K input is in the active status. The input interrupt factor flag is set at ①.

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status (input terminal = high status), the factor flag for input interrupt may be set.

For example, a factor flag is set with the timing of ① shown in Figure 4.1. However, when clearing the content of the mask register with the input terminal kept in the high status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set. Consequently, when the input terminal is in the active status (high status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the rising edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (low status).

- **Output Port**   The FOUT and BUZZER output signal may produce hazards when the output ports R00 and R01 are turned on or off.

- **I/O Port**
  - When the I/O port is set to the output mode and a low-impedance load is connected to the port pin, the data written to the register may differ from the data read.

  - When the I/O port is set to the input mode and a low-level voltage (V_{SS}) is input by the built-in pull-down resistance, an erroneous input results if the time constant of the capacitive load of the input line and the built-in pull-down resistance load is greater than the read-out time. When the input data is being read, the time that the input line is pulled down is equivalent to 0.5 cycles of the CPU system clock.
  Hence, the electric potential of the pins must settle within 0.5 cycles. If this condition cannot be met, some measure must be devised, such as arranging a pull-down resistance externally, or performing multiple read-outs.

- **LCD Driver**
  - Because the display memory is for writing only, re-writing the contents with computing instructions (e.g., AND, OR, etc.) which come with read-out operations is not possible. To perform bit operations, a buffer to hold the display data is required on the RAM.

  - Even when 1/2 duty is selected, the display data corresponding to COM0, COM3 are valid for static drive. Hence, for static drive set the same value to all display memory corresponding COM0–COM3.

  - Even when 1/3 duty is selected, the display data corresponding to COM3 is valid for static drive. Hence, for static drive set the same value to all display memory corresponding COM0–COM3.

  - For cadence adjustment, set the display data including display data corresponding to COM3.

  - fosc indicates the oscillation frequency of the oscillation circuit.

- **Heavy Load Protection Function**
  In the heavy load protection function (heavy load protection mode flag = "1"), the internal regulated voltage is more stabler but spend more power current consumption.

- **Interrupt**
  – Re-start from the HALT state is performed by the interrupt. The return address after completion of the interrupt processing in this case will be the address following the HALT instruction.

  – When interrupt occurs, the interrupt flag will be reset by the hardware and it will become DI state. After completion of the interrupt processing, set to the EI state through the software as needed.
  Moreover, the nesting level may be set to be programmable by setting to the EI state at the beginning of the interrupt processing routine.

  – Be sure to reset the interrupt factor flag before setting to the EI state on the interrupt processing routine. The interrupt factor flag is reset by reading through the software. Not resetting the interrupt factor flag and interrupt mask register being "1", will cause the same interrupt to occur again.

  – The interrupt factor flag will be reset by reading through the software. Because of this, when multiple interrupt factor flags are to be assigned to the same address, perform the flag check after the contents of the address has been stored in the RAM. Direct checking with the FAN instruction will cause all the interrupt factor flag to be reset.

  – Reading of interrupt factor flags is available at EI, but be careful in the following cases.
  If the interrupt mask register value corresponding to the interrupt factor flags to be read is set to "1", an interrupt request will be generated by the interrupt factor flags set timing, or an interrupt request will not be generated.

- **Vacant Register and Read/Write**
  Writing data into the addresses where read/write bits and read only bits are mixed in 1 word (4 bits) does not affect the read only bits.

APPENDIX A Table of Instructions

Classification	Mne-monic	Operand	Operation Code												Flag				Clock	Operation
			B	A	9	8	7	6	5	4	3	2	1	0	I	D	Z	C		
Branch instructions	PSET	p	1	1	1	0	0	1	0	p4	p3	p2	p1	p0					5	NBP ←p4, NPP ←p3~p0
	JP	s	0	0	0	0	s7	s6	s5	s4	s3	s2	s1	s0					5	PCB ←NBP, PCP ←NPP, PCS ←s7~s0
		C, s	0	0	1	0	s7	s6	s5	s4	s3	s2	s1	s0					5	PCB ←NBP, PCP ←NPP, PCS ←s7~s0 if C=1
		NC, s	0	0	1	1	s7	s6	s5	s4	s3	s2	s1	s0					5	PCB ←NBP, PCP ←NPP, PCS ←s7~s0 if C=0
		Z, s	0	1	1	0	s7	s6	s5	s4	s3	s2	s1	s0					5	PCB ←NBP, PCP ←NPP, PCS ←s7~s0 if Z=1
		NZ, s	0	1	1	1	s7	s6	s5	s4	s3	s2	s1	s0					5	PCB ←NBP, PCP ←NPP, PCS ←s7~s0 if Z=0
	JPBA		1	1	1	1	1	1	1	0	1	0	0	0					5	PCB ←NBP, PCP ←NPP, PCSH ←B, PCSL ←A
	CALL	s	0	1	0	0	s7	s6	s5	s4	s3	s2	s1	s0					7	M(SP-1) ←PCP, M(SP-2) ←PCSH, M(SP-3) ←PCSL+1 SP ←SP-3, PCP ←NPP, PCS ←s7~s0
	CALZ	s	0	1	0	1	s7	s6	s5	s4	s3	s2	s1	s0					7	M(SP-1) ←PCP, M(SP-2) ←PCSH, M(SP-3) ←PCSL+1 SP ←SP-3, PCP ←0, PCS ←s7~s0
	RET		1	1	1	1	1	1	0	1	1	1	1	1					7	PCSL ←M(SP), PCSH ←M(SP+1), PCP ←M(SP+2) SP ←SP+3
	RETS		1	1	1	1	1	1	0	1	1	1	1	0					12	PCSL ←M(SP), PCSH ←M(SP+1), PCP ←M(SP+2) SP ←SP+3, PC ←PC+1
	RETD	l	0	0	0	1	l7	l6	l5	l4	l3	l2	l1	l0					12	PCSL ←M(SP), PCSH ←M(SP+1), PCP ←M(SP+2) SP ←SP+3, M(X) ←i3~i0, M(X+1) ←l7~l4, X ←X+2
System control instructions	NOP5		1	1	1	1	1	1	1	1	1	0	1	1					5	No operation (5 clock cycles)
	NOP7		1	1	1	1	1	1	1	1	1	1	1	1					7	No operation (7 clock cycles)
	HALT		1	1	1	1	1	1	1	1	1	0	0	0					5	Halt (stop clock)
Index operation instructions	INC	X	1	1	1	0	1	1	1	0	0	0	0	0					5	X ←X+1
		Y	1	1	1	0	1	1	1	1	0	0	0	0					5	Y ←Y+1
	LD	X, x	1	0	1	1	x7	x6	x5	x4	x3	x2	x1	x0					5	XH ←x7~x4, XL ←x3~x0
		Y, y	1	0	0	0	y7	y6	y5	y4	y3	y2	y1	y0					5	YH ←y7~y4, YL ←y3~y0
		XH, r	1	1	1	0	1	0	0	0	0	1	r1	r0					5	XH ←r
		XL, r	1	1	1	0	1	0	0	0	1	0	r1	r0					5	XL ←r
		YH, r	1	1	1	0	1	0	0	1	0	1	r1	r0					5	YH ←r
		YL, r	1	1	1	0	1	0	0	1	1	0	r1	r0					5	YL ←r
		r, XH	1	1	1	0	1	0	1	0	0	1	r1	r0					5	r ←XH
		r, XL	1	1	1	0	1	0	1	0	1	0	r1	r0					5	r ←XL
		r, YH	1	1	1	0	1	0	1	1	0	1	r1	r0					5	r ←YH
		r, YL	1	1	1	0	1	0	1	1	1	0	r1	r0					5	r ←YL
	ADC	XH, i	1	0	1	0	0	0	0	0	i3	i2	i1	i0			↕	↕	7	XH ←XH+i3~i0+C
		XL, i	1	0	1	0	0	0	0	1	i3	i2	i1	i0			↕	↕	7	XL ←XL+i3~i0+C
		YH, i	1	0	1	0	0	0	1	0	i3	i2	i1	i0			↕	↕	7	YH ←YH+i3~i0+C
		YL, i	1	0	1	0	0	0	1	1	i3	i2	i1	i0			↕	↕	7	YL ←YL+i3~i0+C

Classification	Mne-monic	Operand	B	A	9	8	7	6	5	4	3	2	1	0	I	D	Z	C	Clock	Operation
Index operation instructions	CP	XH, i	1	0	1	0	0	1	0	0	i3	i2	i1	i0			↕	↕	7	XH-i3~i0
		XL, i	1	0	1	0	0	1	0	1	i3	i2	i1	i0			↕	↕	7	XL-i3~i0
		YH, i	1	0	1	0	0	1	1	0	i3	i2	i1	i0			↕	↕	7	YH-i3~i0
		YL, i	1	0	1	0	0	1	1	1	i3	i2	i1	i0			↕	↕	7	YL-i3~i0
Data transfer instructions	LD	r, i	1	1	1	0	0	0	r1	r0	i3	i2	i1	i0					5	r←i3~i0
		r, q	1	1	1	0	1	1	0	0	r1	r0	q1	q0					5	r←q
		A, Mn	1	1	1	1	1	0	1	0	n3	n2	n1	n0					5	A←M(n3~n0)
		B, Mn	1	1	1	1	1	0	1	1	n3	n2	n1	n0					5	B←M(n3~n0)
		Mn, A	1	1	1	1	1	0	0	0	n3	n2	n1	n0					5	M(n3~n0)←A
		Mn, B	1	1	1	1	1	0	0	1	n3	n2	n1	n0					5	M(n3~n0)←B
	LDPX	MX, i	1	1	1	0	0	1	1	0	i3	i2	i1	i0					5	M(X)←i3~i0, X←X+1
		r, q	1	1	1	0	1	1	1	0	r1	r0	q1	q0					5	r←q, X←X+1
	LDPY	MY, i	1	1	1	0	0	1	1	1	i3	i2	i1	i0					5	M(Y)←i3~i0, Y←Y+1
		r, q	1	1	1	0	1	1	1	1	r1	r0	q1	q0					5	r←q, Y←Y+1
	LBPX	MX, l	1	0	0	1	l7	l6	l5	l4	l3	l2	l1	l0					5	M(X)←l3~l0, M(X+1)←l7~l4, X←X+2
Flag operation instructions	SET	F, i	1	1	1	1	0	1	0	0	i3	i2	i1	i0	↑	↑	↑	↑	7	F←F∨i3~i0
	RST	F, i	1	1	1	1	0	1	0	1	i3	i2	i1	i0	↓	↓	↓	↓	7	F←F∧i3~i0
	SCF		1	1	1	1	0	1	0	0	0	0	0	1				↑	7	C←1
	RCF		1	1	1	1	0	1	0	1	1	1	1	0				↓	7	C←0
	SZF		1	1	1	1	0	1	0	0	0	0	1	0			↑		7	Z←1
	RZF		1	1	1	1	0	1	0	1	1	1	0	1			↓		7	Z←0
	SDF		1	1	1	1	0	1	0	0	0	1	0	0		↑			7	D←1 (Decimal Adjuster ON)
	RDF		1	1	1	1	0	1	0	1	1	0	1	1		↓			7	D←0 (Decimal Adjuster OFF)
	EI		1	1	1	1	0	1	0	0	1	0	0	0	↑				7	I ←1 (Enables Interrupt)
	DI		1	1	1	1	0	1	0	1	0	1	1	1	↓				7	I ←0 (Disables Interrupt)
Stack operation instructions	INC	SP	1	1	1	1	1	1	0	1	1	0	1	1					5	SP←SP+1
	DEC	SP	1	1	1	1	1	1	0	0	1	0	1	1					5	SP←SP-1
	PUSH	r	1	1	1	1	1	1	0	0	0	0	r1	r0					5	SP←SP-1, M(SP)←r
		XH	1	1	1	1	1	1	0	0	0	1	0	1					5	SP←SP-1, M(SP)←XH
		XL	1	1	1	1	1	1	0	0	0	1	1	0					5	SP←SP-1, M(SP)←XL
		YH	1	1	1	1	1	1	0	0	1	0	0	0					5	SP←SP-1, M(SP)←YH
		YL	1	1	1	1	1	1	0	0	1	0	0	1					5	SP←SP-1, M(SP)←YL
		F	1	1	1	1	1	1	0	0	1	0	1	0					5	SP←SP-1, M(SP)←F
	POP	r	1	1	1	1	1	1	0	1	0	0	r1	r0					5	r←M(SP), SP←SP+1
		XH	1	1	1	1	1	1	0	1	0	1	0	1					5	XH←M(SP), SP←SP+1
		XL	1	1	1	1	1	1	0	1	0	1	1	0					5	XL←M(SP), SP←SP+1

Classification	Mne-monic	Operand	B A 9 8	7 6 5 4	3 2 1 0	I D Z C	Clock	Operation
Stack operation instructions	POP	YH	1 1 1 1	1 1 0 1	1 0 0 0		5	YH← M(SP), SP← SP+1
		YL	1 1 1 1	1 1 0 1	1 0 0 1		5	YL ← M(SP), SP← SP+1
		F	1 1 1 1	1 1 0 1	1 0 1 0	↕ ↕ ↕ ↕	5	F← M(SP), SP← SP+1
	LD	SPH, r	1 1 1 1	1 1 1 0	0 0 r1 r0		5	SPH← r
		SPL, r	1 1 1 1	1 1 1 1	0 0 r1 r0		5	SPL ← r
		r, SPH	1 1 1 1	1 1 1 0	0 1 r1 r0		5	r← SPH
		r, SPL	1 1 1 1	1 1 1 1	0 1 r1 r0		5	r← SPL
Arithmetic instructions	ADD	r, i	1 1 0 0	0 0 r1 r0	i3 i2 i1 i0	★ ↕ ↕	7	r←r+i3~i0
		r, q	1 0 1 0	1 0 0 0	r1 r0 q1 q0	★ ↕ ↕	7	r←r+q
	ADC	r, i	1 1 0 0	0 1 r1 r0	i3 i2 i1 i0	★ ↕ ↕	7	r←r+i3~i0+C
		r, q	1 0 1 0	1 0 0 1	r1 r0 q1 q0	★ ↕ ↕	7	r←r+q+C
	SUB	r, q	1 0 1 0	1 0 1 0	r1 r0 q1 q0	★ ↕ ↕	7	r←r-q
	SBC	r, i	1 1 0 1	0 1 r1 r0	i3 i2 i1 i0	★ ↕ ↕	7	r←r-i3~i0-C
		r, q	1 0 1 0	1 0 1 1	r1 r0 q1 q0	★ ↕ ↕	7	r←r-q-C
	AND	r, i	1 1 0 0	1 0 r1 r0	i3 i2 i1 i0	↕	7	r←r∧i3~i0
		r, q	1 0 1 0	1 1 0 0	r1 r0 q1 q0	↕	7	r←r∧q
	OR	r, i	1 1 0 0	1 1 r1 r0	i3 i2 i1 i0	↕	7	r←r∨i3~i0
		r, q	1 0 1 0	1 1 0 1	r1 r0 q1 q0	↕	7	r←r∨q
	XOR	r, i	1 1 0 1	0 0 r1 r0	i3 i2 i1 i0	↕	7	r←r∀i3~i0
		r, q	1 0 1 0	1 1 1 0	r1 r0 q1 q0	↕	7	r←r∀q
	CP	r, i	1 1 0 1	1 1 r1 r0	i3 i2 i1 i0	↕ ↕	7	r-i3~i0
		r, q	1 1 1 1	0 0 0 0	r1 r0 q1 q0	↕ ↕	7	r-q
	FAN	r, i	1 1 0 1	1 0 r1 r0	i3 i2 i1 i0	↕	7	r∧i3~i0
		r, q	1 1 1 1	0 0 0 1	r1 r0 q1 q0	↕	7	r∧q
	RLC	r	1 0 1 0	1 1 1 1	r1 r0 r1 r0	↕ ↕	7	d3←d2, d2←d1, d1←d0, d0←C, C←d3
	RRC	r	1 1 1 0	1 0 0 0	1 1 r1 r0	↕ ↕	5	d3←C, d2←d3, d1←d2, d0←d1, C←d0
	INC	Mn	1 1 1 1	0 1 1 0	n3 n2 n1 n0	↕ ↕	7	M(n3~n0)←M(n3~n0)+1
	DEC	Mn	1 1 1 1	0 1 1 1	n3 n2 n1 n0	↕ ↕	7	M(n3~n0)←M(n3~n0)-1
	ACPX	MX, r	1 1 1 1	0 0 1 0	1 0 r1 r0	★ ↕ ↕	7	M(X)←M(X)+r+C, X←X+1
	ACPY	MY, r	1 1 1 1	0 0 1 0	1 1 r1 r0	★ ↕ ↕	7	M(Y)←M(Y)+r+C, Y←Y+1
	SCPX	MX, r	1 1 1 1	0 0 1 1	1 0 r1 r0	★ ↕ ↕	7	M(X)←M(X)-r-C, X← X+1
	SCPY	MY, r	1 1 1 1	0 0 1 1	1 1 r1 r0	★ ↕ ↕	7	M(Y)←M(Y)-r-C, Y← Y+1
	NOT	r	1 1 0 1	0 0 r1 r0	1 1 1 1	↕	7	r←r̄

Abbreviations used in the explanations have the following
meanings.

Symbols associated with
registers and memory

A .... A register
B .... B register
X .... XHL register (low order eight bits of index register
                IX)
Y .... YHL register (low order eight bits of index
                register IY)
XH .... XH register (high order four bits of XHL register)
XL .... XL register (low order four bits of XHL register)
YH .... YH register (high order four bits of YHL register)
YL .... YL register (low order four bits of YHL register)
XP .... XP register (high order four bits of index
                register IX)
YP .... YP register (high order four bits of index
                register IY)
SP .... Stack pointer SP
SPH .... High-order four bits of stack pointer SP
SPL .... Low-order four bits of stack pointer SP
MX, M(X) .. Data memory whose address is specified with
                index register IX
MY, M(Y)... Data memory whose address is specified with
                index register IY
Mn, M(n) .. Data memory address 000H–00FH (address
                specified with immediate data n of 00H–0FH)
M(SP) .... Data memory whose address is specified with
                stack pointer SP
r, q .... Two-bit register code
                r, q is two-bit immediate data; according to the
                contents of these bits, they indicate registers A,
                B, and MX and MY (data memory whose ad-
                dresses are specified with index registers IX and
                IY)

r		q		Registers specified
r1	r0	q1	q0	
0	0	0	0	A
0	1	0	1	B
1	0	1	0	MX
1	1	1	1	MY

Symbols associated with	NBP	New bank pointer
program counter	NPP	New page pointer
	PCB	Program counter bank
	PCP	Program counter page
	PCS	Program counter step
	PCSH ..	Four high order bits of PCS
	PCSL ...	Four low order bits of PCS

Symbols associated with	F	Flag register (I, D, Z, C)
flags	C	Carry flag
	Z	Zero flag
	D	Decimal flag
	I	Interrupt flag
	↓	Flag reset
	↑	Flag set
	↕	Flag set or reset

Associated with	p	Five-bit immediate data or label 00H–1FH
immediate data	s	Eight-bit immediate data or label 00H–0FFH
	l	Eight-bit immediate data 00H–0FFH
	i	Four-bit immediate data 00H–0FH

Associated with	+	Add
arithmetic and other	-	Subtract
operations	∧	Logical AND
	∨	Logical OR
	∀	Exclusive-OR
	★	Add-subtract instruction for decimal operation when the D flag is set

APPENDIX B   The E0C6001 I/O Memory Map

AD-DRESS	D3	D2	D1	D0	NAME	SR	1	0	COMMENT
			DATA						
E0	K03	K02	K01	K00	K03	–	HIGH	LOW	INPORT DATA K03
	R	R	R	R	K02	–	HIGH	LOW	INPORT DATA K02
					K01	–	HIGH	LOW	INPORT DATA K01
					K00	–	HIGH	LOW	INPORT DATA K00
E4	TM3	TM2	TM1	TM0	TM3	–	HIGH	LOW	CLOCK TIMER DATA 2 Hz
	R	R	R	R	TM2	–	HIGH	LOW	CLOCK TIMER DATA 4 Hz
					TM1	–	HIGH	LOW	CLOCK TIMER DATA 8 Hz
					TM0	–	HIGH	LOW	CLOCK TIMER DATA 16 Hz
E8	EIK03	EIK02	EIK01	EIK00	EIK03	0	ENABLE	MASK	K03 INTERRUPT MASK REGISTER
	R/W	R/W	R/W	R/W	EIK02	0	ENABLE	MASK	K02 INTERRUPT MASK REGISTER
					EIK01	0	ENABLE	MASK	K01 INTERRUPT MASK REGISTER
					EIK00	0	ENABLE	MASK	K00 INTERRUPT MASK REGISTER
EB	0	EIT2	EIT8	EIT32	0	–	–	–	
	R	R/W	R/W	R/W	EIT2	0	ENABLE	MASK	TIMER INTERRUPT MASK REGISTER 2 Hz
					EIT8	0	ENABLE	MASK	TIMER INTERRUPT MASK REGISTER 8 Hz
					EIT32	0	ENABLE	MASK	TIMER INTERRUPT MASK REGISTER 32 Hz
ED	0	0	0	IK0	0	–	–	–	
	R	R	R	R	0	–	–	–	
					0	–	–	–	
					IK0	0	YES	NO	K00–K03 INTERRUPT FACTOR FLAG
EF	0	IT2	IT8	IT32	0	–	–	–	
	R	R	R	R	IT2	0	YES	NO	TIMER INTERRUPT FACTOR FLAG 2 Hz
					IT8	0	YES	NO	TIMER INTERRUPT FACTOR FLAG 8 Hz
					IT32	0	YES	NO	TIMER INTERRUPT FACTOR FLAG 32 Hz
F3	0	0	R01	R00	0	–	–	–	
			BUZZER	FOUT	0	–	–	–	
	R	R	R/W	R/W	R01	0	HIGH	LOW	R01 OUTPUT PORT DATA
					BUZZER	0	ON	OFF	BUZZER ON/OFF CONTROL REGISTER
					R00	0	HIGH	LOW	R00 OUTPUT PORT DATA
					FOUT	0	ON	OFF	FREQUENCY OUTPUT ON/OFF CONTROL REGISTER
F6	P03	P02	P01	P00	P03	–	HIGH	LOW	P03 I/O PORT DATA
	R/W	R/W	R/W	R/W	P02	–	HIGH	LOW	P02 I/O PORT DATA
					P01	–	HIGH	LOW	P01 I/O PORT DATA
					P00	–	HIGH	LOW	P00 I/O PORT DATA
F9	0	TMRST	0	0	0	–	–	–	
	R	W	R	R	TMRST	RESET	RESET	–	TIMER RESET
					0	–	–	–	
					0	–	–	–	
FA	HLMOD	0	0	0	HLMOD	0	HEAVY	NORMAL	HEAVY LOAD PROTECTION MODE
	R/W	R	R	R	0	–	–	–	
					0	–	–	–	
					0	–	–	–	
FB	CSDC	0	0	0	CSDC	0	STATIC	DYNAMIC	LCD DRIVER CONTROL REG.
	R/W	R	R	R	0	–	–	–	
					0	–	–	–	
					0	–	–	–	
FC	0	0	0	IOC	0	–	–	–	
	R	R	R	R/W	0	–	–	–	
					0	–	–	–	
					IOC	0	OUT	IN	I/O IN-OUT CONTROL REG.
FD	XBZR	0	XFOUT1	XFOUT0	XBZR	0	2 kHz	4 kHz	BUZZER FREQUENCY CONTROL
	R/W	R	R/W	R/W	0	–	–	–	
					XFOUT1	0	HIGH	LOW	FOUT FREQUENCY CONTROL:
					XFOUT0	0	HIGH	LOW	XFOUT1(0), XFOUT0(0) -> F1
									XFOUT1(0), XFOUT0(1) -> F2
									XFOUT1(1), XFOUT0(0) -> F3
									XFOUT1(1), XFOUT0(1) -> F4

APPENDIX C Table of the ICE6200 Commands

Item No.	Function	Command Format	Outline of Operation
1	Assemble	#A,a ↵	Assemble command mnemonic code and store at address "a"
2	Disassemble	#L,a1,a2 ↵	Contents of addresses a1 to a2 are disassembled and displayed
3	Dump	#DP,a1,a2 ↵	Contents of program area a1 to a2 are displayed
		#DD,a1,a2 ↵	Content of data area a1 to a2 are displayed
4	Fill	#FP,a1,a2,d ↵	Data d is set in addresses a1 to a2 (program area)
		#FD,a1,a2,d ↵	Data d is set in addresses a1 to a2 (data area)
5	Set	#G,a ↵	Program is executed from the "a" address
	Run Mode	#TIM ↵	Execution time and step counter selection
		#OTF ↵	On-the-fly display selection
6	Trace	#T,a,n ↵	Executes program while displaying results of step instruction from "a" address
		#U,a,n ↵	Displays only the final step of #T,a,n
7	Break	#BA,a ↵	Sets Break at program address "a"
		#BAR,a ↵	Breakpoint is canceled
		#BD ↵	Break condition is set for data RAM
		#BDR ↵	Breakpoint is canceled
		#BR ↵	Break condition is set for EVA62XXCPU internal registers
		#BRR ↵	Breakpoint is canceled
		#BM ↵	Combined break conditions set for program data RAM address and registers
		#BMR ↵	Cancel combined break conditions for program data ROM address and registers
		#BRES ↵	All break conditions canceled
		#BC ↵	Break condition displayed
		#BE ↵	Enter break enable mode
		#BSYN ↵	Enter break disable mode
		#BT ↵	Set break stop/trace modes
		#BRKSEL,REM ↵	Set BA condition clear/remain modes
8	Move	#MP,a1,a2,a3 ↵	Contents of program area addresses a1 to a2 are moved to addresses a3 and after
		#MD,a1,a2,a3 ↵	Contents of data area addresses a1 to a2 are moved to addresses a3 and after
9	Data Set	#SP,a ↵	Data from program area address "a" are written to memory
		#SD,a ↵	Data from data area address "a" are written to memory
10	Change CPU	#DR ↵	Display EVA62XXCPU internal registers
	Internal	#SR ↵	Set EVA62XXCPU internal registers
	Registers	#I ↵	Reset EVA62XXCPU
		#DXY ↵	Display X, Y, MX and MY
		#SXY ↵	Set data for X and Y display and MX, MY

Item No.	Function	Command Format	Outline of Operation
11	History	#H,p1,p2 ↵	Display history data for pointer 1 and pointer 2
		#HB ↵	Display upstream history data
		#HG ↵	Display 21 line history data
		#HP ↵	Display history pointer
		#HPS,a ↵	Set history pointer
		#HC,S/C/E↵	Sets up the history information acquisition before (S), before/after (C) and after (E)
		#HA,a1,a2 ↵	Sets up the history information acquisition from program area a1 to a2
		#HAR,a1,a2 ↵	Sets up the prohibition of the history information acquisition from program area a1 to a2
		#HAD ↵	Indicates history acquisition program area
		#HS,a ↵	Retrieves and indicates the history information which executed a program address "a"
		#HSW,a ↵ #HSR,a ↵	Retrieves and indicates the history information which wrote or read the data area address "a"
12	File	#RF,file ↵	Move program file to memory
		#RFD,file ↵	Move data file to memory
		#VF,file ↵	Compare program file and contents of memory
		#VFD,file ↵	Compare data file and contents of memory
		#WF,file ↵	Save contents of memory to program file
		#WFD,file ↵	Save contents of memory to data file
		#CL,file ↵	Load ICE6200 set condition from file
		#CS,file ↵	Save ICE6200 set condition to file
13	Coverage	#CVD↵	Indicates coverage information
		#CVR ↵	Clears coverage information
14	ROM Access	#RP ↵	Move contents of ROM to program memory
		#VP ↵	Compare contents of ROM with contents of program memory
		#ROM ↵	Set ROM type
15	Terminate ICE	#Q ↵	Terminate ICE and return to operating system control
16	Command Display	#HELP ↵	Display ICE6200 instruction
17	Self Diagnosis	#CHK ↵	Report results of ICE6200 self diagnostic test

↵ means press the RETURN key.

APPENDIX D Cross-assembler Pseudo-instruction List

Item No.	Pseudo-instruction	Meaning	Example of Use		
1	EQU (Equation)	To allocate data to label	ABC	EQU	9
			BCD	EQU	ABC+1
2	ORG (Origin)	To define location counter		ORG	100H
				ORG	256
3	SET (Set)	To allocate data to label (data can be changed)	ABC	SET	0001H
			ABC	SET	0002H
4	DW (Define Word)	To define ROM data	ABC	DW	'AB'
			BCD	DW	0FFBH
5	PAGE (Page)	To define boundary of page		PAGE	1H
				PAGE	3
6	SECTION (Section)	To define boundary of section		SECTION	
7	END (End)	To terminate assembly		END	
8	MACRO (Macro)	To define macro			
9	LOCAL (Local)	To make local specification of label during macro definition	CHECK LOCAL LOOP	MACRO LOOP CP JP	DATA MX,DATA NZ,LOOP
10	ENDM (End Macro)	To end macro definition		ENDM	
				CHECK	1

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -
1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone: +1-310-955-5300   Fax: +1-310-955-5400

- SALES OFFICES -

West
150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone: +1-408-922-0200   Fax: +1-408-922-0238

Central
101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone: +1-815-455-7630   Fax: +1-815-455-7633

Northeast
301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone: +1-781-246-3600   Fax: +1-781-246-5443

Southeast
3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone: +1-877-EEA-0020   Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -
Riesstrasse 15
80992 Muenchen, GERMANY
Phone: +49-(0)89-14005-0   Fax: +49-(0)89-14005-110

- GERMANY -
SALES OFFICE
Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone: +49-(0)217-15045-0   Fax: +49-(0)217-15045-10

- UNITED KINGDOM -
UK BRANCH OFFICE
2.4 Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone: +44-(0)1344-381700   Fax: +44-(0)1344-381701

- FRANCE -
FRENCH BRANCH OFFICE
1 Avenue de l' Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE
Phone: +33-(0)1-64862350   Fax: +33-(0)1-64862355

ASIA

- CHINA -
EPSON (CHINA) CO., LTD.
28F, Beijing Silver Tower 2# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone: 64106655   Fax: 64107320

SHANGHAI BRANCH
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone: 21-6485-5552   Fax: 21-6485-0775

- HONG KONG, CHINA -
EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road
Wanchai, HONG KONG
Phone: +852-2585-4600   Fax: +852-2827-4346
Telex: 65542 EPSCO HX

- TAIWAN, R.O.C. -
EPSON TAIWAN TECHNOLOGY & TRADING LTD.
10F, No. 287, Nanking East Road, Sec. 3
Taipei, TAIWAN, R.O.C.
Phone: 02-2717-7360   Fax: 02-2712-9164
Telex: 24444 EPSONTB

HSINCHU OFFICE
13F-3, No. 295, Kuang-Fu Road, Sec. 2
HsinChu 300, TAIWAN, R.O.C.
Phone: 03-573-9900   Fax: 03-573-9169

- SINGAPORE -
EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, #36-00
Millenia Tower, SINGAPORE 039192
Phone: +65-337-7911   Fax: +65-334-2716

- KOREA -
SEIKO EPSON CORPORATION KOREA OFFICE
50F, KLI 63 Bldg., 60 Yoido-Dong
Youngdeungpo-Ku, Seoul, 150-010, KOREA
Phone: 02-784-6027   Fax: 02-767-3677

- JAPAN -
SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department
IC Marketing & Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816   Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.)
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812   Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia)
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814   Fax: +81-(0)42-587-5110

ENERGY
SAVING

EPSON

In pursuit of **"Saving" Technology**, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers' dreams.
Epson IS energy savings.

EPSON