





# E0C6233

## ■ BLOCK DIAGRAM



## PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	N.C.	26	SEG38	51	N.C.	76	SIOF
2	N.C.	27	SEG39	52	N.C.	77	SCLK
3	TEST	28	N.C.	53	N.C.	78	N.C.
4	N.C.	29	AMPP	54	N.C.	79	N.C.
5	N.C.	30	N.C.	55	R11	80	N.C.
6	SEG18	31	AMPM	56	R10	81	SOUT
7	SEG19	32	K10	57	R13	82	SIN
8	SEG20	33	K03	58	V <sub>SS</sub>	83	SEG0
9	SEG21	34	K02	59	RESET	84	SEG1
10	SEG22	35	K01	60	OSC4	85	SEG2
11	SEG23	36	K00	61	OSC3	86	SEG3
12	SEG24	37	P03	62	V <sub>S1</sub>	87	SEG4
13	SEG25	38	P02	63	OSC2	88	SEG5
14	SEG26	39	P01	64	OSC1	89	SEG6
15	SEG27	40	P00	65	V <sub>DD</sub>	90	SEG7
16	SEG28	41	P13	66	V <sub>L3</sub>	91	SEG8
17	SEG29	42	P12	67	V <sub>L2</sub>	92	SEG9
18	SEG30	43	P11	68	V <sub>L1</sub>	93	SEG10
19	SEG31	44	P10	69	CC	94	SEG11
20	SEG32	45	R03	70	CB	95	SEG12
21	SEG33	46	R02	71	CA	96	SEG13
22	SEG34	47	N.C.	72	COM3	97	SEG14
23	SEG35	48	R01	73	COM2	98	SEG15
24	SEG36	49	R00	74	COM1	99	SEG16
25	SEG37	50	R12	75	COM0	100	SEG17

N.C. = No Connection

## PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
V <sub>DD</sub>	65	I	Power source (+) terminal
V <sub>SS</sub>	58	I	Power source (-) terminal
V <sub>S1</sub>	62	O	Oscillation and internal logic system regulated voltage output terminal
V <sub>L1</sub>	68	O	LCD system regulated voltage output terminal (approx. -1.05 V)
V <sub>L2</sub>	67	O	LCD system booster output terminal (V <sub>L1</sub> x 2)
V <sub>L3</sub>	66	O	LCD system booster output terminal (V <sub>L1</sub> x 3)
CA-CC	69-71	-	Booster capacitor connecting terminal
OSC1	64	I	Crystal oscillation input terminal
OSC2	63	O	Crystal oscillation output terminal
OSC3	61	I	Ceramic or CR oscillation input terminal (Switchable by mask option, 62A33 only)
OSC4	60	O	Ceramic or CR oscillation output terminal (Switchable by mask option, 62A33 only)
K00-K03, K10	32-36	I	Input terminal
P00-P03, P10-P13	37-44	I/O	I/O terminal
R00-R03	45, 46, 48, 49	O	Output terminal
R10	56	O	Output terminal (DC or BZ output may be selected by mask option)
R13	57	O	Output terminal (DC or BZ output may be selected by mask option)
R11	55	O	Output terminal
R12	50	O	Output terminal (DC or FOUT output may be selected by mask option)
AMPP	29	I	Analog comparator non-inverted input terminal
AMPM	31	I	Analog comparator inverted input terminal
SEG0-39	6-27, 83-100	O	LCD segment output terminal (Convertible to DC output by mask option)
COM0-3	72-75	O	LCD common output terminal
SIN	82	I	Serial interface input terminal
SOUT	81	O	Serial interface output terminal
SCLK	77	I/O	Serial interface clock input/output terminal
SIOF	76	O	Serial interface status output terminal
RESET	59	I	Initial reset input terminal
TEST	3	I	Test input terminal

# E0C6233

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

#### E0C6233/62A33

(V<sub>DD</sub>=0V)

Rating	Symbol	Value	Unit
Supply voltage	V <sub>SS</sub>	-5.0 to 0.5	V
Input voltage (1)	V <sub>I</sub>	V <sub>SS</sub> - 0.3 to 0.5	V
Input voltage (2)	V <sub>Iosc</sub>	V <sub>S1</sub> - 0.3 to 0.5	V
Permissible total output current *1	ΣI <sub>VSS</sub>	10	mA
Operating temperature	T <sub>opr</sub>	-20 to 70	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Soldering temperature / Time	T <sub>sol</sub>	260°C, 10sec (lead section)	—
Permissible dissipation *2	P <sub>D</sub>	250	mW

\*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

\*2: In case of plastic package (QFP5-100pin).

#### E0C62L33

(V<sub>DD</sub>=0V)

Rating	Symbol	Value	Unit
Supply voltage	V <sub>SS</sub>	-2.0 to 0.5	V
Input voltage (1)	V <sub>I</sub>	V <sub>SS</sub> - 0.3 to 0.5	V
Input voltage (2)	V <sub>Iosc</sub>	V <sub>S1</sub> - 0.3 to 0.5	V
Permissible total output current *1	ΣI <sub>VSS</sub>	10	mA
Operating temperature	T <sub>opr</sub>	-20 to 70	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Soldering temperature / Time	T <sub>sol</sub>	260°C, 10sec (lead section)	—
Permissible dissipation *2	P <sub>D</sub>	250	mW

\*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

\*2: In case of plastic package (QFP5-100pin).

### ● Recommended Operating Conditions

#### E0C6233

(T<sub>a</sub>=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>SS</sub>	V <sub>DD</sub> =0V	-3.5	-3.0	-1.8	V
Oscillation frequency	fosc1		—	32.768	—	kHz

#### E0C62L33

(T<sub>a</sub>=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>SS</sub>	V <sub>DD</sub> =0V	-1.7	-1.5	-1.1	V
		V <sub>DD</sub> =0V, With software control *1	-1.7	-1.5	-0.9 *2	V
		V <sub>DD</sub> =0V, When the analog comparator is used	-1.7	-1.5	-1.2	V
Oscillation frequency	fosc1		—	32.768	—	kHz

\*1: When switching to heavy load protection mode. Note, however, that the ON time for SVD in the heavy load protection must be limited to 10 msec per second of operation time.

\*2: The possibility of LCD panel display differs depending on the characteristics of the LCD panel.

#### E0C62A33

(T<sub>a</sub>=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>SS</sub>	V <sub>DD</sub> =0V	-3.5	-3.0	-2.2	V
Oscillation frequency (1)	fosc1		—	32.768	—	kHz
Oscillation frequency (2)	fosc3	duty 50±5%	50	500	600	kHz

## ● DC Characteristics

### E0C6233/62A33

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{osc1}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$	K00-03, K10, P00-03, P10-13 SIN, SCLK	$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	$V_{IH2}$	RESET, TEST	$0.1 \cdot V_{SS}$		0	V
Low level input voltage (1)	$V_{IL1}$	K00-03, K10, P00-03, P10-13 SIN, SCLK	$V_{SS}$		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	$V_{IL2}$	RESET, TEST	$V_{SS}$		$0.9 \cdot V_{SS}$	V
High level input current (1)	$I_{IH1}$	$V_{IH1}=0V$ No pull down resistor K00-03, K10, P00-03, P10-13 SIN, SCLK, AMPP, AMPM	0		0.5	$\mu A$
High level input current (2)	$I_{IH2}$	$V_{IH2}=0V$ With pull down resistor K00-03, K10	4		16	$\mu A$
High level input current (3)	$I_{IH3}$	$V_{IH3}=0V$ With pull down resistor P00-03, P10-13 RESET, TEST	25		100	$\mu A$
Low level input current	$I_{IL}$	$V_{IL}=V_{SS}$ K00-03, K10, P00-03, P10-13 SIN, SCLK, AMPP, AMPM RESET, TEST	-0.5		0	$\mu A$
High level output current (1)	$I_{OH1}$	$V_{OH1}=0.1 \cdot V_{SS}$ R10, R11, R13			-1.8	mA
High level output current (2)	$I_{OH2}$	$V_{OH2}=0.1 \cdot V_{SS}$ R00-03, R12, P00-03, P10-13 SOUT, SIOF, SCLK			-0.9	mA
Low level output current (1)	$I_{OL1}$	$V_{OL1}=0.9 \cdot V_{SS}$ R10, R11, R13	6.0			mA
Low level output current (2)	$I_{OL2}$	$V_{OL2}=0.9 \cdot V_{SS}$ R00-03, R12, P00-03, P10-13 SOUT, SIOF, SCLK	3.0			mA
Common output current	$I_{OH3}$	$V_{OH3}=-0.05V$ COM0-COM3			-3	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during LCD output)	$I_{OH4}$	$V_{OH4}=-0.05V$ SEG0-SEG39			-3	$\mu A$
	$I_{OL4}$	$V_{OL4}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during DC output)	$I_{OH5}$	$V_{OH5}=0.1 \cdot V_{SS}$ SEG0-SEG39			-200	$\mu A$
	$I_{OL5}$	$V_{OL5}=0.9 \cdot V_{SS}$	200			$\mu A$

### E0C62L33

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $f_{osc1}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$	K00-03, K10, P00-03, P10-13 SIN, SCLK	$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	$V_{IH2}$	RESET, TEST	$0.1 \cdot V_{SS}$		0	V
Low level input voltage (1)	$V_{IL1}$	K00-03, K10, P00-03, P10-13 SIN, SCLK	$V_{SS}$		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	$V_{IL2}$	RESET, TEST	$V_{SS}$		$0.9 \cdot V_{SS}$	V
High level input current (1)	$I_{IH1}$	$V_{IH1}=0V$ No pull down resistor K00-03, K10, P00-03, P10-13 SIN, SCLK, AMPP, AMPM	0		0.5	$\mu A$
High level input current (2)	$I_{IH2}$	$V_{IH2}=0V$ With pull down resistor K00-03, K10	2		10	$\mu A$
High level input current (3)	$I_{IH3}$	$V_{IH3}=0V$ With pull down resistor P00-03, P10-13 RESET, TEST	12		60	$\mu A$
Low level input current	$I_{IL}$	$V_{IL}=V_{SS}$ K00-03, K10, P00-03, P10-13 SIN, SCLK, AMPP, AMPM RESET, TEST	-0.5		0	$\mu A$
High level output current (1)	$I_{OH1}$	$V_{OH1}=0.1 \cdot V_{SS}$ R10, R11, R13			-300	$\mu A$
High level output current (2)	$I_{OH2}$	$V_{OH2}=0.1 \cdot V_{SS}$ R00-03, R12, P00-03, P10-13 SOUT, SIOF, SCLK			-150	$\mu A$
Low level output current (1)	$I_{OL1}$	$V_{OL1}=0.9 \cdot V_{SS}$ R10, R11, R13	1,400			$\mu A$
Low level output current (2)	$I_{OL2}$	$V_{OL2}=0.9 \cdot V_{SS}$ R00-03, R12, P00-03, P10-13 SOUT, SIOF, SCLK	700			$\mu A$
Common output current	$I_{OH3}$	$V_{OH3}=-0.05V$ COM0-COM3			-3	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during LCD output)	$I_{OH4}$	$V_{OH4}=-0.05V$ SEG0-SEG39			-3	$\mu A$
	$I_{OL4}$	$V_{OL4}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during DC output)	$I_{OH5}$	$V_{OH5}=0.1 \cdot V_{SS}$ SEG0-SEG39			-100	$\mu A$
	$I_{OL5}$	$V_{OL5}=0.9 \cdot V_{SS}$	100			$\mu A$

# E0C6233

## ● Analog Circuit Characteristics and Current Consumption

### E0C6233 (Normal Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, f<sub>OSC1</sub>=32.768kHz, T<sub>a</sub>=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C<sub>1</sub>-C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (AMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (AMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				10	mV
Analog comparator response time	t <sub>AMP</sub>	V <sub>IP</sub> =-1.5V, V <sub>IM</sub> =V <sub>IP</sub> ±15mV			3	mS
Current consumption	I <sub>OP</sub>	During HALT		1.5	4.0	μA
		During operation *1	Without panel load	6.0	10.0	μA

\*1: The SVD circuit and analog comparator are in the OFF status.

### E0C6233 (Heavy Load Protection Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, f<sub>OSC1</sub>=32.768kHz, T<sub>a</sub>=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C<sub>1</sub>-C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (AMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (AMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				10	mV
Analog comparator response time	t <sub>AMP</sub>	V <sub>IP</sub> =-1.5V, V <sub>IM</sub> =V <sub>IP</sub> ±15mV			3	mS
Current consumption	I <sub>OP</sub>	During HALT		11.2	34.0	μA
		During operation *1	Without panel load	14.5	40.0	μA

\*1: The SVD circuit is in the ON status (HVLD="1", SVDON="0"). The analog comparator is in the OFF status.

### E0C62L33 (Normal Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-1.5V, f<sub>OSC1</sub>=32.768kHz, T<sub>a</sub>=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C<sub>1</sub>-C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-1.30	-1.20	-1.10	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (AMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (AMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				20	mV
Analog comparator response time	t <sub>AMP</sub>	V <sub>IP</sub> =-1.1V, V <sub>IM</sub> =V <sub>IP</sub> ±30mV			3	mS
Current consumption	I <sub>OP</sub>	During HALT		1.0	3.0	μA
		During operation *1	Without panel load	3.0	8.0	μA

\*1: The SVD circuit and analog comparator are in the OFF status.

**E0C62L33 (Heavy Load Protection Mode)**(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $f_{OSC1}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.85$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.85$	V
SVD voltage	$V_{SVD}$		-1.30	-1.20	-1.10	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Analog comparator input voltage	$V_{IP}$	Noninverted input (AMPP)	$V_{SS}+0.3$		$V_{DD}-0.9$	V
	$V_{IM}$	Inverted input (AMPM)				
Analog comparator offset voltage	$V_{OF}$				20	mV
Analog comparator response time	$t_{AMP}$	$V_{IP}=-1.1V$ , $V_{IM}=V_{IP} \pm 30mV$			3	mS
Current consumption	IOP	During HALT *1		2.0	7.0	$\mu A$
		During operation *1	Without panel load	8.0	18.0	$\mu A$

\*1: The SVD circuit is in the ON status (HVL D="1", SVDON="0"). The analog comparator is in the OFF status.

**E0C62A33 (Normal Mode)**(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{OSC1}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.9$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.9$	V
SVD voltage	$V_{SVD}$		-2.55	-2.40	-2.25	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Analog comparator input voltage	$V_{IP}$	Noninverted input (AMPP)	$V_{SS}+0.3$		$V_{DD}-0.9$	V
	$V_{IM}$	Inverted input (AMPM)				
Analog comparator offset voltage	$V_{OF}$				10	mV
Analog comparator response time	$t_{AMP}$	$V_{IP}=-1.5V$ , $V_{IM}=V_{IP} \pm 15mV$			3	mS
Current consumption	IOP	During HALT	Without panel load OSCC="0"	2.0	5.0	$\mu A$
		During operation at 32kHz *1		8.0	15.0	$\mu A$
		During operation at 500kHz *1		135	300	$\mu A$

\*1: The SVD circuit and analog comparator are in the OFF status.

**E0C62A33 (Heavy Load Protection Mode)**(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{OSC1}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.9$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.9$	V
SVD voltage	$V_{SVD}$		-2.55	-2.40	-2.25	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Analog comparator input voltage	$V_{IP}$	Noninverted input (AMPP)	$V_{SS}+0.3$		$V_{DD}-0.9$	V
	$V_{IM}$	Inverted input (AMPM)				
Analog comparator offset voltage	$V_{OF}$				10	mV
Analog comparator response time	$t_{AMP}$	$V_{IP}=-1.5V$ , $V_{IM}=V_{IP} \pm 15mV$			3	mS
Current consumption	IOP	During HALT	Without panel load OSCC="0"	11.5	35.0	$\mu A$
		During operation at 32kHz *1		16.0	45.0	$\mu A$
		During operation at 500kHz *1		130	330	$\mu A$

\*1: The SVD circuit is in the ON status (HVL D="1", SVDON="0"). The analog comparator is in the OFF status.

# E0C6233

## ● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

### E0C6233 (Crystal oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ , Crystal: C-002R ( $C_I=35k\Omega$ ),  $C_G=25pF$ ,  $C_D$ =built-in,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 5sec$ (Vss)	-1.8			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ (Vss)	-1.8			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacity inside the IC		18		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{SS}=-1.8$ to $-3.5V$			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	35	45		ppm
Harmonic oscillation start voltage	$V_{hho}$	(Vss)			-3.5	V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{DD}$ , $V_{SS}$	200			$M\Omega$

### E0C62L33 (Crystal oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ , Crystal: C-002R ( $C_I=35k\Omega$ ),  $C_G=25pF$ ,  $C_D$ =built-in,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 5sec$ (Vss)	-1.1			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ (Vss)	-1.1(-0.9)*1			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacity inside the IC		18		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{SS}=-1.1$ to $-1.7V$ (-0.9) *1			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	35	45		ppm
Harmonic oscillation start voltage	$V_{hho}$	(Vss)			-1.7	V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{DD}$ , $V_{SS}$	200			$M\Omega$

\*1: Items enclosed in parentheses ( ) are those used when operating at heavy load protection mode.

Note, however, that the ON time for SVD must be limited to 10 msec per second of operation time.

### E0C62A33 (Crystal oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ , Crystal: C-002R ( $C_I=35k\Omega$ ),  $C_G=25pF$ ,  $C_D$ =built-in,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 5sec$ (Vss)	-2.2			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ (Vss)	-2.2			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacity inside the IC		18		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{SS}=-2.2$ to $-3.5V$			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	35	45		ppm
Harmonic oscillation start voltage	$V_{hho}$	(Vss)			-3.5	V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{DD}$ , $V_{SS}$	200			$M\Omega$

### E0C62A33 (CR oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $R_{CR}=82k\Omega$ ,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	$f_{osc3}$		-30	430kHz	30	%
Oscillation start voltage	$V_{sta}$	(Vss)	-2.2			V
Oscillation start time	$t_{sta}$	$V_{SS}=-2.2$ to $-3.5V$			3	mS
Oscillation stop voltage	$V_{stp}$	(Vss)	-2.2			V


### E0C62A33 (Ceramic oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ , ceramic oscillation: 500kHz,  $C_{GC}=C_{DC}=100pF$ ,  $T_a=25^\circ C$ )


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	(Vss)	-2.2			V
Oscillation start time	$t_{sta}$	$V_{SS}=-2.2$ to $-3.5V$			5	mS
Oscillation stop voltage	$V_{stp}$	(Vss)	-2.2			V



**■ BASIC EXTERNAL CONNECTION DIAGRAM**



**■ PACKAGE DIMENSIONS**



# E0C6233

**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

---

**SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION**

**IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe & U.S.A.)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5812 FAX : 042-587-5564

**ED International Marketing Department II (Asia)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5814 FAX : 042-587-5110

