

4-bit Single Chip Microcomputer



- 4-bit E0C63000 Core CPU
- A/D Converter
- Low Voltage Operation (0.9V min.)
- High Speed Instruction Cycle (2-6CPI)

■ DESCRIPTION


The E0C63158 is a microcomputer composed of a CMOS 4-bit core CPU (E0C63000), ROM, RAM, A/D converter and timers. Since the E0C63158 features low voltage and high speed operation and low current consumption, it is suitable for systems that need to be driven with a battery.

■ FEATURES


- CMOS LSI 4-bit parallel processing
- Clock 32.768kHz (X'tal or CR oscillation)
2MHz (CR or Ceramic oscillation)
- Instruction set Basic instruction : 46 types (411 instructions with all)
Addressing mode : 8 types
- ROM capacity 8,192 words × 13 bits
- RAM capacity 512 words × 4 bits
- Input port 9 bits
- Output port 12 bits
- I/O port 20 bits
- Clock timer 1 ch.
- Programmable timer 8 bits × 2 ch. or 16 bits × 1 ch.
- Watchdog timer Built-in
- Serial interface Synchronous 8 bits
- A/D converter 4 bits (0.9V to 2.7V)
8 bits (2.7V to 3.6V)
- Supply voltage detection (SVD) circuit From 1.05 to 2.60V
- Operation voltage 0.9 to 3.6V
- Current consumption 2μA (32.768kHz X'tal, 1.5V, HALT)
4μA (32.768kHz X'tal, 1.5V, RUN)
900μA (4MHz Ceramic, 3.0V, RUN)
- Package QFP13-64pin, QFP12-48pin, Die form

E0C63158

■ BLOCK DIAGRAM




■ PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	VSS	13	Vc2	25	P10	37	R01
2	OSC1	14	P43	26	P03	38	R00
3	OSC2	15	P42	27	P02	39	BZ
4	VD1	16	P41	28	P01	40	K00
5	OSC3	17	P40	29	P00	41	K01
6	OSC4	18	P23	30	R13	42	K02
7	VDD	19	P22	31	R12	43	K03
8	RESET	20	P21	32	R11	44	K10
9	TEST	21	P20	33	R10	45	K11
10	AVREF	22	P13	34	R03	46	K12
11	CB	23	P12	35	R02	47	K13
12	CA	24	P11	36	N.C.	48	K20

N.C. : No Connection



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	VSS	17	P43	33	P03	49	N.C.
2	OSC1	18	P42	34	P02	50	N.C.
3	OSC2	19	P41	35	P01	51	N.C.
4	VD1	20	P40	36	P00	52	R01
5	OSC3	21	P33	37	R23	53	R00
6	OSC4	22	P32	38	R22	54	BZ
7	VDD	23	P31	39	R21	55	K00
8	RESET	24	P30	40	R20	56	K01
9	TEST	25	P23	41	R13	57	K02
10	AVDD	26	P22	42	R12	58	K03
11	AVSS	27	P21	43	R11	59	K10
12	AVREF	28	P20	44	R10	60	K11
13	CB	29	P13	45	R03	61	K12
14	CA	30	P12	46	R02	62	K13
15	VC2	31	P11	47	N.C.	63	K20
16	N.C.	32	P10	48	N.C.	64	N.C.

N.C. : No Connection

PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP12-48	QFP13-64		
VDD	7	7	–	Power (+) supply pin
VSS	1	1	–	Power (–) supply pin
VD1	4	4	–	Oscillation/internal logic system regulated voltage output pin
VC2	13	15	–	Booster power supply pin
CA, CB	12, 11	14, 13	–	Boosting capacitor connecting pin
OSC1	2	2	I	Crystal or CR oscillation input pin (selected by mask option)
OSC2	3	3	O	Crystal or CR oscillation output pin (selected by mask option)
OSC3	5	5	I	CR or ceramic oscillation input pin (selected by mask option)
OSC4	6	6	O	CR or ceramic oscillation output pin (selected by mask option)
K00–K03	40–43	55–58	I	Input port
K10–K13	44–47	59–62	I	Input port
K20	48	63	I	Input port (key-position detect interrupt port)
P00–P03	29–26	36–33	I/O	I/O port
P10–P13	25–22	32–29	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20–P23	21–18	28–25	I/O	I/O port
P30–P33 *1	–	24–21	I/O	I/O port
P40–P43	17–14	20–17	I/O	I/O port (can be used as A/D converter inputs)
R00	38	53	O	Output port
R01	37	52	O	Output port
R02	35	46	O	Output port (switching to TOUT output is possible by software)
R03	34	45	O	Output port (switching to FOUT output is possible by software)
R10–R13	33–30	44–41	O	Output port
R20–R23 *1	–	40–37	O	Output port
AVDD *2	–	10	–	Power (+) supply pin for A/D converter
AVSS *2	–	11	–	Power (–) supply pin for A/D converter
AVREF	10	12	–	Reference voltage for A/D converter
BZ	39	54	O	Buzzer output pin
RESET	8	8	I	Initial reset input pin
TEST	9	9	I	Testing input pin

*1: P30–P33 and R20–R23 are not available in the QFP12-48pin package.

*2: In the QFP12-48pin package, AVDD and AVSS are connected with VDD and VSS inside of the IC, respectively.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.5 to 4.6	V
Input voltage (1)	V _I	-0.5 to V _{DD} + 0.3	V
Input voltage (2)	V _{IOSC}	-0.5 to V _{D1} + 0.3	V
Permissible total output current *1	ΣI _{VDD}	10	mA
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—
Permissible dissipation *2	P _D	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is drawn in).

*2: In case of plastic package (QFP12-48pin, QFP13-64pin).

● Recommended Operating Conditions

(T_a=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit	
Supply voltage	V _{DD}	V _{SS} =0V	Booster mode (OSC3 OFF)	0.9	1.1	1.35	V
			Normal mode (OSC3 OFF)	1.35	3.0	3.6	V
			Normal mode (OSC3 ON)	2.2	3.0	3.6	V
	AV _{DD}	AV _{SS} =0V	0.9	3.0	3.6	V	
	AV _{REF}	AV _{REF} ≤AV _{DD}	0.9	3.0	3.6	V	
Oscillation frequency	f _{OSC1}	Crystal oscillation	—	32.768	—	kHz	
		CR oscillation	40	60	80	kHz	
	f _{OSC3}	CR oscillation		1800		kHz	
		Ceramic oscillation			4100	kHz	

● DC Characteristics

(Unless otherwise specified: V_{DD}=1.5V, V_{SS}=0V, f_{OSC1}=32.768kHz, T_a=25°C, V_{D1}/V_{C2} are internal voltage, C₁–C₃=0.2μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0.8·V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST	0.9·V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43	0		0.2·V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST	0		0.1·V _{DD}	V
High level input current	I _{IH}	V _{IH} =1.5V K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With Pull-up K00–03, K10–13, K20, P00–03 P10–13, P20–23, P30–33, P40–43 RESET, TEST	-7.5	-5	-2.5	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43			-0.3	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9·V _{DD} BZ			-0.3	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1·V _{DD} R00–03, R10–13, R20–23, P00–03 P10–13, P20–23, P30–33, P40–43	0.5			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1·V _{DD} BZ	0.5			mA

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $T_a=25^{\circ}C$, V_{D1}/V_{C2} are internal voltage, $C_1-C_3=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V_{IH1}	K00-03, K10-13, K20, P00-03 P10-13, P20-23, P30-33, P40-43	$0.8 \cdot V_{DD}$		V_{DD}	V
High level input voltage (2)	V_{IH2}	RESET, TEST	$0.9 \cdot V_{DD}$		V_{DD}	V
Low level input voltage (1)	V_{IL1}	K00-03, K10-13, K20, P00-03 P10-13, P20-23, P30-33, P40-43	0		$0.2 \cdot V_{DD}$	V
Low level input voltage (2)	V_{IL2}	RESET, TEST	0		$0.1 \cdot V_{DD}$	V
High level input current	I_{IH}	$V_{IH}=3.0V$ K00-03, K10-13, K20, P00-03 P10-13, P20-23, P30-33, P40-43 RESET, TEST	0		0.5	μA
Low level input current (1)	I_{IL1}	$V_{IL1}=V_{SS}$ No Pull-up K00-03, K10-13, K20, P00-03 P10-13, P20-23, P30-33, P40-43 RESET, TEST	-0.5		0	μA
Low level input current (2)	I_{IL2}	$V_{IL2}=V_{SS}$ With Pull-up K00-03, K10-13, K20, P00-03 P10-13, P20-23, P30-33, P40-43 RESET, TEST	-15	-10	-5	μA
High level output current (1)	I_{OH1}	$V_{OH1}=0.9 \cdot V_{DD}$ R00-03, R10-13, R20-23, P00-03 P10-13, P20-23, P30-33, P40-43			-1.5	mA
High level output current (2)	I_{OH2}	$V_{OH2}=0.9 \cdot V_{DD}$ BZ			-1.5	mA
Low level output current (1)	I_{OL1}	$V_{OL1}=0.1 \cdot V_{DD}$ R00-03, R10-13, R20-23, P00-03 P10-13, P20-23, P30-33, P40-43	3			mA
Low level output current (2)	I_{OL2}	$V_{OL2}=0.1 \cdot V_{DD}$ BZ	3			mA

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $C_G=25pF$, $T_a=25^{\circ}C$, V_{D1}/V_{C2} are internal voltage, $C_1-C_3=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
SVD voltage	V_{SVD}	SVDS0-3="0"	0.95	1.05	1.15	V	
		SVDS0-3="1"	1.02	1.10	1.18		
		SVDS0-3="2"	1.07	1.15	1.23		
		SVDS0-3="3"	1.12	1.20	1.28		
		SVDS0-3="4"	1.16	1.25	1.34		
		SVDS0-3="5"	1.21	1.30	1.39		
		SVDS0-3="6"	1.30	1.40	1.50		
		SVDS0-3="7"	1.49	1.60	1.71		
		SVDS0-3="8"	1.81	1.95	2.09		
		SVDS0-3="9"	1.86	2.00	2.14		
		SVDS0-3="10"	1.91	2.05	2.19		
		SVDS0-3="11"	1.95	2.10	2.25		
		SVDS0-3="12"	2.05	2.20	2.35		
		SVDS0-3="13"	2.14	2.30	2.46		
		SVDS0-3="14"	2.33	2.50	2.68		
SVDS0-3="15"	2.42	2.60	2.78				
SVD circuit response time	t_{SVD}				100	μS	
Current consumption	I_{OP}	During HALT Normal mode *1	32.768kHz		2	3	μA
		During HALT Booster mode ($V_{DD}=1.2V$) *1	32.768kHz		2.5	5	μA
		During execution Normal mode *1	32.768kHz (Crystal oscillation)		4	6	μA
			60kHz (CR oscillation)		15	30	μA
			1.8MHz (CR oscillation)		500	800	μA
		4MHz (Ceramic oscillation)		900	1200	μA	
During execution Booster mode ($V_{DD}=1.2V$) *1	32.768kHz (Crystal oscillation)		8	12	μA		

*1: The SVD circuit and the A/D converter are OFF. AV_{REF} is open.

● A/D Converter Characteristics

(Unless otherwise specified: $V_{DD}=V_{DD}=0.9$ to $3.6V$, $V_{SS}=V_{SS}=0V$, $T_a=-25$ to $75^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Resolution			8	8	8	bit
Error		$2.2V \leq V_{DD} \leq 2.7V$ $F_{conv} = OSC3/2 \leq 1MHz$ or $OSC1$	-3		3	LSB
		$1.6V \leq V_{DD} \leq 2.2V$ $F_{conv} = OSC1$	-3		3	LSB
		$0.9V \leq V_{DD} \leq 1.6V$ $F_{conv} = OSC1$, $VADSEL=1$	-3		3	LSB
Conversion time	t_{conv}	$F_{conv} = OSC3/2 = 1MHz$			21	μS
		$F_{conv} = OSC1 = 32kHz$			641	μS
Input voltage			V_{SS}		V_{REF}	V
Reference voltage	V_{REF}		0.9		V_{DD}	V
V_{REF} resistance			15	20		$k\Omega$

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 Crystal Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $C_G=25pF$, $C_D=$ built-in, $T_a=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	$t_{sta} \leq 3sec$ (V_{DD})	1.1			V
Oscillation stop voltage	V_{stp}	$t_{stp} \leq 10sec$ (Normal mode)	1.1			V
		(Booster mode)	0.9			V
Built-in capacitance (drain)	C_D	Including the parasitic capacitance inside the IC (in chip)		14		μF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{DD}=0.9$ to $3.6V$	with VDC switching		10	ppm
			without VDC switching		5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	25	30		ppm
Harmonic oscillation start voltage	V_{hho}	$C_G=5pF$ (V_{DD})	3.6			V
Permitted leak resistance	R_{leak}	Between $OSC1$ and V_{DD} , V_{SS}	200			$M\Omega$

OSC1 CR Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR1}=1.5M\Omega$, $T_a=25^{\circ}C$, $V_{DC}=1$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f_{osc1}		-30	60kHz	30	%
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.2			V
Oscillation start time	t_{sta}	$V_{DD}=2.2$ to $3.6V$			3	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.2			V

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR1}=1M\Omega$, $T_a=25^{\circ}C$, $V_{DC}=0$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f_{osc1}		-30	80kHz	30	%
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	1.3			V
Oscillation start time	t_{sta}	$V_{DD}=1.3$ to $3.6V$			3	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	1.3			V

OSC3 Ceramic Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, Ceramic oscillator: $4MHz$, $C_{GC}=C_{DC}=100pF$, $T_a=25^{\circ}C$)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.2			V
Oscillation start time	t_{sta}	$V_{DD}=2.2$ to $3.6V$			5	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.2			V

OSC3 CR Oscillation Circuit


(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $R_{CR2}=40.2k\Omega$, $T_a=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f_{osc3}		-30	1.8MHz	30	%
Oscillation start voltage	V_{sta}	Normal mode (V_{DD})	2.2			V
Oscillation start time	t_{sta}	$V_{DD}=2.2$ to $3.6V$			3	mS
Oscillation stop voltage	V_{stp}	Normal mode (V_{DD})	2.2			V


• **OSC1 CR oscillation frequency-resistance characteristic (VDC = 1)**



• **OSC1 CR oscillation frequency-resistance characteristic (VDC = 0)**



• **OSC3 CR oscillation frequency-resistance characteristic**



E0C63158

● Serial Interface AC Characteristics

Clock Synchronous Master Mode

• During 32 kHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^\circ C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			5	μS
Receiving data input set-up time	t_{sms}	10			μS
Receiving data input hold time	t_{smh}	5			μS

• During 1 MHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^\circ C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			200	nS
Receiving data input set-up time	t_{sms}	400			nS
Receiving data input hold time	t_{smh}	200			nS

Clock Synchronous Slave Mode

• During 32 kHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^\circ C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			10	μS
Receiving data input set-up time	t_{sss}	10			μS
Receiving data input hold time	t_{ssh}	5			μS

• During 1 MHz operation


(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^\circ C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			500	nS
Receiving data input set-up time	t_{sss}	400			nS
Receiving data input hold time	t_{ssh}	200			nS

<Master mode>




<Slave mode>




● Timing Chart

Reset




System clock switching




(Note) When the OSC1 oscillation circuit has been selected as the CR oscillation circuit, it is not necessary to set the VDC register. Whether the VDC register value is "1" or "0" does not matter.

Supply voltage Vc2 mode control during heavy load driving



E0C63158

■ BASIC EXTERNAL CONNECTION DIAGRAM



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5814 FAX : 042-587-5110

