

4-bit Single Chip Microcomputer



- 4-bit E0C63000 Core CPU
- Built-in Dot-matrix LCD Driver
- Low Voltage Operation (2.2V Min.)
- High Speed Instruction Cycle (2-6CPI)

DESCRIPTION

The E0C63557 is a CMOS 4-bit microcomputer composed of a CMOS 4-bit core CPU, ROM, RAM, dot-matrix type LCD driver and counters. And the E0C63557 can be operated with high speed and spend little current. The E0C63557 has large RAM and LCD driver, so that the E0C63557 is best suited for systems such as Caller ID and Data-bank.

FEATURES


- CMOS LSI 4-bit parallel processing E0C63000 core CPU
- Main clock 32.768kHz (X'tal)
- Sub clock 3.58MHz (Typ. / Ceramic OSC)
- Instruction set 46 types (411 instructions with all)
- Instruction execution time 32kHz : 61μsec (Min.)
3.58MHz : 0.56μsec (Min.)
- ROM capacity ROM : 8,192 words × 13 bits
Data ROM : 2,048 words × 4 bits
- RAM capacity Data RAM : 5,120 words × 4 bits
Display RAM : 680 bits
- I/O port I : 8 bits (Pull-up resistors may be supplemented *1)
O : 12 bits (It is possible to switch the 8 bits to special output)
I/O : 16 bits (It is possible to switch the 2 bits to special output and the 4 bits to serial I/F input/output)
- LCD driver 40 segments × 8 / 16 / 17 commons
(LCD drive voltage internally, cannot use external voltage)
- Clock timer 1 ch.
- Stopwatch timer 1 ch.
- Programmable timer 8 bits × 2 ch., with event counter function
- Watchdog timer Built-in
- Serial interface 1 ch. (It is possible to switch synchronous/asynchronous)
- Sound generator With envelope and 1-shot output functions
(It is possible to switch the output port)
- DTMF/DP generator DTMF (Dual Tone Multi-Frequency) generator built-in
DP (Dialing Pulse) generator built-in
Pause/Flash/Hold line/Mute control/Handfree
Hook switch control built-in
(It is possible to switch the output port)
- Interrupts External : Kye interrupt : 1 system
Internal : Clock timer interrupt : 4 systems
: Stopwatch timer interrupt : 2 systems
: Programmable timer interrupt : 2 systems
: Serial interface interrupt : 2 systems
: DTMF interrupt : 1 system

E0C63557


- Power supply voltage 2.2 to 5.5V
- Operating temperature range -20°C to 70°C
- Pad pitch 115μm
- Current consumption 1.5μA (32.768kHz, LCD OFF, 3.0V, HALT)
 10μA (32.768kHz, LCD ON, 3.0V, RUN)
 1000μA (3.58MHz, LCD ON, 3.0V, RUN)
- Package QFP15-128pin, Die form

*1: Can be selected with mask option

■ BLOCK DIAGRAM



PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	N.C.	33	N.C.	65	N.C.	97	N.C.
2	SEG34	34	N.C.	66	R21	98	N.C.
3	SEG33	35	N.C.	67	R20	99	N.C.
4	SEG32	36	SEG4	68	R13	100	K03
5	SEG31	37	SEG3	69	R12	101	K02
6	SEG30	38	SEG2	70	R11	102	K01
7	SEG29	39	SEG1	71	R10	103	K00
8	SEG28	40	SEG0	72	R03	104	SVD
9	SEG27	41	COM7	73	R02	105	Vc1
10	SEG26	42	COM6	74	R01	106	Vc23
11	SEG25	43	COM5	75	R00	107	Vc4
12	SEG24	44	COM4	76	P33	108	Vc5
13	SEG23	45	COM3	77	P32	109	CC
14	SEG22	46	COM2	78	P31	110	CB
15	SEG21	47	COM1	79	P30	111	CA
16	SEG20	48	COM0	80	P23	112	COM8
17	SEG19	49	Vss	81	P22	113	COM9
18	SEG18	50	OSC1	82	P21	114	COM10
19	SEG17	51	OSC2	83	P20	115	COM11
20	SEG16	52	Vd1	84	P13	116	COM12
21	SEG15	53	OSC3	85	P12	117	COM13
22	SEG14	54	OSC4	86	P11	118	COM14
23	SEG13	55	Vbd	87	P10	119	COM15
24	SEG12	56	RESET	88	P03	120	COM16
25	SEG11	57	TEST	89	P02	121	SEG39
26	SEG10	58	TONE	90	P01	122	SEG38
27	SEG9	59	DP	91	P00	123	SEG37
28	SEG8	60	R23	92	K13	124	SEG36
29	SEG7	61	R22	93	K12	125	SEG35
30	SEG6	62	N.C.	94	K11	126	N.C.
31	SEG5	63	N.C.	95	K10	127	N.C.
32	N.C.	64	N.C.	96	N.C.	128	N.C.

N.C. : No Connection

PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
VDD	55	–	Power (+) supply pin
Vss	49	–	Power (–) supply pin
Vd1	52	–	Oscillation system regulated voltage output pin
Vc1–Vc5	105–108	–	LCD system power supply pin (1/4 bias generated internally)
CA–CC	111–109	–	LCD system boosting/reducing capacitor connecting pin
OSC1	50	I	Crystal oscillation input pin
OSC2	51	O	Crystal oscillation output pin
OSC3	53	I	Ceramic oscillation input pin
OSC4	54	O	Ceramic oscillation output pin
K00–K03	103–100	I	Input port
K10–K13	95–92	I	Input port
P00–P03	91–88	I/O	I/O port
P10–P13	87–84	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20	83	I/O	I/O port
P21	82	I/O	I/O port
P22	81	I/O	I/O port (switching to CL signal output is possible by software)
P23	80	I/O	I/O port (switching to FR signal output is possible by software)
P30–P33	79–76	I/O	I/O port
R00	75	O	Output port (switching to XBZ signal output is possible by software)
R01	74	O	Output port (switching to BZ signal output is possible by software)
R02	73	O	Output port (switching to TOUT signal output is possible by software)
R03	72	O	Output port (switching to FOUT signal output is possible by software)
R10	71	O	Output port (switching to XTMUTE signal output is possible by software)
R11	70	O	Output port (switching to XRMUTE signal output is possible by software)
R12	69	O	Output port (switching to HDO signal output is possible by software)
R13	68	O	Output port (switching to HFO signal output is possible by software)
R20–R23	67, 66, 61, 60	O	Output port
COM0–COM16	48–41, 112–120	O	LCD common output pin (1/8, 1/16, 1/17 duty can be selected by software)
SEG0–SEG39	40–36, 31–2, 125–121	O	LCD segment output pin
SVD	104	I	SVD external voltage input pin
DP	59	O	Dial pulse output pin
TONE	58	O	DTMF output pin
RESET	56	I	Initial reset input pin
TEST	57	I	Testing input pin

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{SS}=0V)

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.5 to 7.0	V
Input voltage (1)	V _I	-0.5 to V _{DD} + 0.3	V
Input voltage (2)	V _I OSC	-0.5 to V _{D1} + 0.3	V
Permissible total output current *1	ΣI _{VDD}	10	mA
Operating temperature	T _{opr}	-20 to 70	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature / time	T _{sol}	260°C, 10sec (lead section)	—
Permissible dissipation *2	P _D	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: In case of plastic package (QFP15-128pin).

● Recommended Operating Conditions

(T_a=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}	V _{SS} =0V	2.2	3.0	5.5	V
		OSC3 oscillation OFF	2.2	3.0	5.5	V
Oscillation frequency	f _{OSC1}	Crystal oscillation	—	32.768	—	kHz
	f _{OSC3}	Ceramic oscillation	—	3.58	—	MHz
SVD terminal input voltage	SVD	V _{SS} =0V, SVD≤V _{DD}	0		5.5	V

● DC Characteristics

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{OSC1}=32.768kHz$, $T_a=-20$ to $70^{\circ}C$, $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$ are internal voltage, $C_1-C_7=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V_{IH1}	K00-03, K10-13 P00-03, P10-13, P20-23, P30-33	$0.8 \cdot V_{DD}$		V_{DD}	V
High level input voltage (2)	V_{IH2}	RESET, TEST	$0.9 \cdot V_{DD}$		V_{DD}	V
Low level input voltage (1)	V_{IL1}	K00-03, K10-13	0		$0.2 \cdot V_{DD}$	V
Low level input voltage (2)	V_{IL2}	P00-03, P10-13, P20-23, P30-33	0		0.4	V
Low level input voltage (3)	V_{IL3}	RESET, TEST	0		$0.1 \cdot V_{DD}$	V
High level input current	I_{IH}	$V_{IH}=3.0V$ K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	0		0.5	μA
Low level input current (1)	I_{IL1}	$V_{IL1}=V_{SS}$ No Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-0.5		0	μA
Low level input current (2)	I_{IL2}	$V_{IL2}=V_{SS}$ With Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-16	-10	-6	μA
High level output current (1)	I_{OH1}	$V_{OH1}=0.9 \cdot V_{DD}$ R02, R03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33			-0.6	mA
High level output current (2)	I_{OH2}	$V_{OH2}=0.9 \cdot V_{DD}$ R00, R01			-0.6	mA
Low level output current (1)	I_{OL1}	$V_{OL1}=0.1 \cdot V_{DD}$ R02, R03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33	1.5			mA
Low level output current (2)	I_{OL2}	$V_{OL2}=0.1 \cdot V_{DD}$ R00, R01	1.5			mA
Common output current	I_{OH3}	$V_{OH3}=V_{C5}-0.05V$ COM0-16			-25	μA
	I_{OL3}	$V_{OL3}=V_{SS}+0.05V$	25			μA
Segment output current	I_{OH4}	$V_{OH4}=V_{C5}-0.05V$ SEG0-39			-10	μA
	I_{OL4}	$V_{OL4}=V_{SS}+0.05V$	10			μA

(Unless otherwise specified: $V_{DD}=5.0V$, $V_{SS}=0V$, $f_{OSC1}=32.768kHz$, $T_a=-20$ to $70^{\circ}C$, $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$ are internal voltage, $C_1-C_7=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V_{IH1}	K00-03, K10-13 P00-03, P10-13, P20-23, P30-33	$0.8 \cdot V_{DD}$		V_{DD}	V
High level input voltage (2)	V_{IH2}	RESET, TEST	$0.9 \cdot V_{DD}$		V_{DD}	V
Low level input voltage (1)	V_{IL1}	K00-03, K10-13	0		$0.2 \cdot V_{DD}$	V
Low level input voltage (2)	V_{IL2}	P00-03, P10-13, P20-23, P30-33	0		0.4	V
Low level input voltage (3)	V_{IL3}	RESET, TEST	0		$0.1 \cdot V_{DD}$	V
High level input current	I_{IH}	$V_{IH}=5.0V$ K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	0		0.5	μA
Low level input current (1)	I_{IL1}	$V_{IL1}=V_{SS}$ No Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-0.5		0	μA
Low level input current (2)	I_{IL2}	$V_{IL2}=V_{SS}$ With Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-25	-15	-10	μA
High level output current (1)	I_{OH1}	$V_{OH1}=0.9 \cdot V_{DD}$ R02, R03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33			-1.5	mA
High level output current (2)	I_{OH2}	$V_{OH2}=0.9 \cdot V_{DD}$ R00, R01			-1.5	mA
Low level output current (1)	I_{OL1}	$V_{OL1}=0.1 \cdot V_{DD}$ R02, R03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33	3.5			mA
Low level output current (2)	I_{OL2}	$V_{OL2}=0.1 \cdot V_{DD}$ R00, R01	3.5			mA
Common output current	I_{OH3}	$V_{OH3}=V_{C5}-0.05V$ COM0-16			-25	μA
	I_{OL3}	$V_{OL3}=V_{SS}+0.05V$	25			μA
Segment output current	I_{OH4}	$V_{OH4}=V_{C5}-0.05V$ SEG0-39			-10	μA
	I_{OL4}	$V_{OL4}=V_{SS}+0.05V$	10			μA

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{osc1}=32.768kHz$, $C_G=25pF$, $T_a=-20$ to $70^\circ C$, $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$ are internal voltage, $C_1-C_7=0.2\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
LCD drive voltage	Vc1	Connect 1 MΩ load resistor between Vss and Vc1 (without panel load)	$1/2 \cdot V_{C23}$ -0.1		$1/2 \cdot V_{C23}$ $\times 0.95$	V	
	Vc23	Connect 1 MΩ load resistor between Vss and Vc23 (without panel load)	LC0-3="0"	Typ. $\times 0.88$	1.95	Typ. $\times 1.12$	V
			LC0-3="1"		1.98		
			LC0-3="2"		2.01		
			LC0-3="3"		2.04		
			LC0-3="4"		2.07		
			LC0-3="5"		2.10		
			LC0-3="6"		2.13		
			LC0-3="7"		2.16		
			LC0-3="8"		2.19		
			LC0-3="9"		2.22		
			LC0-3="10"		2.25		
			LC0-3="11"		2.28		
			LC0-3="12"		2.31		
			LC0-3="13"		2.34		
LC0-3="14"	2.37						
LC0-3="15"	2.40						
Vc4	Connect 1 MΩ load resistor between Vss and Vc4 (without panel load)	$3/2 \cdot V_{C23}$ $\times 0.95$		$3/2 \cdot V_{C23}$	V		
Vc5	Connect 1 MΩ load resistor between Vss and Vc5 (without panel load)	$2 \cdot V_{C23}$ $\times 0.95$		$2 \cdot V_{C23}$	V		
SVD voltage ($T_a=25^\circ C$)	VsVD1	SVDS0-3="0" (internal)	Typ. $\times 0.93$	2.20	Typ. $\times 1.07$	V	
		SVDS0-3="1"		2.20			
		SVDS0-3="2"		2.20			
		SVDS0-3="3"		2.20			
		SVDS0-3="4"		2.20			
		SVDS0-3="5"		2.30			
		SVDS0-3="6"		2.40			
		SVDS0-3="7"		2.50			
		SVDS0-3="8"		2.60			
		SVDS0-3="9"		2.70			
		SVDS0-3="10"		2.80			
		SVDS0-3="11"		2.90			
		SVDS0-3="12"		3.00			
		SVDS0-3="13"		3.10			
		SVDS0-3="14"		3.20			
SVDS0-3="15"	3.30						
SVD voltage (external) *3	VsVD2	SVDS0-3="0" (external), $T_a = 25^\circ C$	0.95	1.05	1.15	V	
SVD circuit response time	t _{SVD}	$T_a = 25^\circ C$			100	μS	
Current consumption ($T_a=25^\circ C$)	IOP	During HALT (32 kHz crystal oscillation)		1.5	3	μA	
		During execution (32 kHz crystal oscillation)	LCD power OFF *1, *2		4	8	μA
		During execution (3.58 MHz ceramic oscillation)	LCD power ON *1, *2		10	19	μA
		During execution (3.58 MHz ceramic oscillation)	LCD power ON *1		1,000	1,200	μA
		SVD circuit current (during supply voltage detection) $V_{DD}=2.2$ to 5.5 V		1		15	μA
		SVD circuit current (during external voltage detection) $V_{DD}=2.2$ to 5.5 V		0.5		6	μA

*1: Without panel load. The SVD circuit is OFF.

*2: OSCC = "0"

*3: Please input the voltage, which is within the range between Vss and VDD, into the SVD terminal.

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 Crystal Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, $f_{OSC1}=32.768kHz$, $C_G=25pF$, $C_D=$ built-in, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	$t_{sta} \leq 3sec$ (V_{DD})	2.2			V
Oscillation stop voltage	V_{stp}	$t_{stp} \leq 10sec$ (V_{DD})	2.2			V
Built-in capacitance (drain)	C_D	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	$V_{DD}=2.2$ to $5.5V$			10	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	$C_G=5$ to $25pF$	10	20		ppm
Harmonic oscillation start voltage	V_{hho}	$C_G=5pF$ (V_{DD})	5.5			V
Permitted leak resistance	R_{leak}	Between OSC1 and V_{SS}	200			$M\Omega$

OSC3 Ceramic Oscillation Circuit

(Unless otherwise specified: $V_{DD}=3.0V$, $V_{SS}=0V$, Ceramic oscillator: $3.58MHz$, $C_{GC}=C_{DC}=30pF$, $T_a=-20$ to $70^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{sta}	(V_{DD})	2.2			V
Oscillation start time	t_{sta}	$V_{DD}=2.2$ to $5.5V$			5	mS
Oscillation stop voltage	V_{stp}	(V_{DD})	2.2			V

● Serial Interface AC Characteristics

Clock Synchronous Master Mode

• During 32 kHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			5	μS
Receiving data input set-up time	t_{sms}	10			μS
Receiving data input hold time	t_{smh}	5			μS

• During 1 MHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{smd}			200	nS
Receiving data input set-up time	t_{sms}	400			nS
Receiving data input hold time	t_{smh}	200			nS

Clock Synchronous Slave Mode

• During 32 kHz operation


(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			10	μS
Receiving data input set-up time	t_{sss}	10			μS
Receiving data input hold time	t_{ssh}	5			μS

• During 1 MHz operation

(Condition: $V_{DD}=3.0V$, $V_{SS}=0V$, $T_a=25^{\circ}C$, $V_{IH1}=0.8V_{DD}$, $V_{IL1}=0.2V_{DD}$, $V_{OH}=0.8V_{DD}$, $V_{OL}=0.2V_{DD}$)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t_{ssd}			500	nS
Receiving data input set-up time	t_{sss}	400			nS
Receiving data input hold time	t_{ssh}	200			nS




Asynchronous System

(Condition: $V_{DD}=2.2$ to $5.5V$, $V_{SS}=0V$, $T_a=-20$ to $70^{\circ}C$)


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Start bit detection error time *1	t_{sa1}	0		$t/16$	S
Erroneous start bit detection range time *2	t_{sa2}	$9t/16$		$10t/16$	S

*1: Start bit detection error time is a logical delay time from inputting the start bit until internal sampling begins operating. (Time as far as AC is excluded.)


*2: Erroneous start bit detection range time is a logical range to detect whether a LOW level (start bit) has been input again after a start bit has been detected and the internal sampling clock has started. When a HIGH level is detected, the start bit detection circuit is reset and goes into a wait status until the next start bit. (Time as far as AC is excluded.)



● Timing Chart



■ BASIC EXTERNAL CONNECTION DIAGRAM



E0C63557

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone : 042-587-5814 FAX : 042-587-5110

