

# E0C63558

## 4-bit Single Chip Microcomputer



- 4-bit E0C63000 Core CPU
- Built-in Dot-matrix LCD Driver
- Low Voltage Operation (2.2V Min.)
- High Speed Instruction Cycle (2-6CPI)

### DESCRIPTION

The E0C63558 is a CMOS 4-bit microcomputer composed of a CMOS 4-bit core CPU, ROM, RAM, dot-matrix type LCD driver and counters. And the E0C63558 can be operated with high speed and spend little current. The E0C63558 has large RAM and LCD driver, so that the E0C63558 is best suited for systems such as Caller ID and Data-bank.

### FEATURES

- CMOS LSI 4-bit parallel processing ..... E0C63000 core CPU
- Main clock ..... 32.768kHz (X'tal)
- Sub clock ..... 3.58MHz (Typ. / Ceramic OSC)
- Instruction set ..... 46 types (411 instructions with all)
- Instruction execution time ..... 32kHz : 61μsec (Min.)  
 ..... 3.58MHz : 0.56μsec (Min.)
- ROM capacity ..... ROM : 8,192 words × 13 bits  
 ..... Data ROM : 2,048 words × 4 bits
- RAM capacity ..... Data RAM : 5,120 words × 4 bits  
 ..... Display RAM : 816 bits
- I/O port ..... I : 8 bits  
 (Pull-up resistors may be supplemented \*1)  
 O : 12 bits  
 (It is possible to switch the 8 bits to special output)  
 I/O : 16 bits  
 (It is possible to switch the 2 bits to special output and the 4 bits to serial I/F input/output)
- LCD driver ..... 40 segments × 8 / 16 / 17 commons (\*2) / 48 segments × 8 common (\*1)  
 (LCD drive voltage internally, cannot use external voltage)
- Clock timer ..... 1 ch.
- Stopwatch timer ..... 1 ch.
- Programmable timer ..... 8 bits × 2 ch., with event counter function
- Watchdog timer ..... Built-in
- Serial interface ..... 1 ch. (It is possible to switch synchronous/asynchronous)
- Sound generator ..... With envelope and 1-shot output functions  
 (It is possible to switch the output port)
- DTMF/DP generator ..... DTMF (Dual Tone Multi-Frequency) generator built-in  
 DP (Dialing Pulse) generator built-in  
 Pause/Flash/Hold line/Mute control/Handfree  
 Hook switch control built-in  
 (It is possible to switch the output port)
- FSK demodulator ..... CCITT V.23/(BELL 202)  
 Ring detect/Carrier detect function built-in
- Interrupts ..... External : Kye interrupt 1 system


# E0C63558

Internal	: Clock timer interrupt	4 systems
	: Stopwatch timer interrupt	2 systems
	: Programmable timer interrupt	2 systems
	: Serial interface interrupt	2 systems
	: DTMF interrupt	1 system
	: FSK interrupt	1 system


- Power supply voltage ..... 2.2 to 5.5V
- Operating temperature range ..... -20°C to 70°C
- Pad pitch ..... 115µm
- Current consumption ..... 1.5µA (32.768kHz, LCD OFF, 3.0V, HALT)  
 10µA (32.768kHz, LCD ON, 3.0V, RUN)  
 600µA (3.58MHz, LCD ON, 3.0V, RUN)
- Package ..... QFP15-128pin, Die form

\*1: Can be selected with mask option    \*2: Can be selected with software

## ■ BLOCK DIAGRAM



## PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	N.C.	33	SEG4	65	N.C.	97	N.C.
2	SEG34	34	SEG3	66	R10	98	P00
3	SEG33	35	SEG2	67	R03	99	K13
4	SEG32	36	SEG1	68	R02	100	K12
5	SEG31	37	SEG0	69	R01	101	K11
6	SEG30	38	COM7	70	R00	102	K10
7	SEG29	39	COM6	71	CDIN	103	K03
8	SEG28	40	COM5	72	BPOUT	104	K02
9	SEG27	41	COM4	73	RDRG	105	K01
10	SEG26	42	COM3	74	RDIN	106	K00
11	SEG25	43	COM2	75	VREF	107	SVD
12	SEG24	44	COM1	76	AVss	108	VC1
13	SEG23	45	COM0	77	FB	109	VC23
14	SEG22	46	Vss	78	RING	110	VC4
15	SEG21	47	OSC1	79	TIP	111	VC5
16	SEG20	48	OSC2	80	AVDD	112	CC
17	SEG19	49	Vd1	81	P33	113	CB
18	SEG18	50	OSC3	82	P32	114	CA
19	SEG17	51	OSC4	83	P31	115	COM8/SEG47 *1
20	SEG16	52	VDD	84	P30	116	COM9/SEG47 *1
21	SEG15	53	RESET	85	P23	117	COM10/SEG46 *1
22	SEG14	54	TEST	86	P22	118	COM11/SEG45 *1
23	SEG13	55	TONE	87	P21	119	COM12/SEG44 *1
24	SEG12	56	DP	88	P20	120	COM13/SEG43 *1
25	SEG11	57	R23	89	P13	121	COM14/SEG42 *1
26	SEG10	58	R22	90	P12	122	COM15/SEG41 *1
27	SEG9	59	R21	91	P11	123	COM16/SEG40 *1
28	SEG8	60	R20	92	P10	124	SEG39
29	SEG7	61	R13	93	P03	125	SEG38
30	SEG6	62	R12	94	P02	126	SEG37
31	SEG5	63	R11	95	P01	127	SEG36
32	N.C.	64	N.C.	96	N.C.	128	SEG35

\*1: Mask option

N.C. : No Connection

## PIN DESCRIPTION

Pin name	Pin No.	I/O	Function
VDD	52	–	Power (+) supply pin
VSS	46	–	Power (–) supply pin
Vd1	49	–	Oscillation system regulated voltage output pin
VC1–VC5	108–111	–	LCD system power supply pin (1/4 bias generated internally)
CA–CC	114–112	–	LCD system boosting/reducing capacitor connecting pin
OSC1	47	I	Crystal oscillation input pin
OSC2	48	O	Crystal oscillation output pin
OSC3	50	I	Ceramic oscillation input pin
OSC4	51	O	Ceramic oscillation output pin
K00–K03	106–103	I	Input port
K10–K13	102–99	I	Input port
P00–P03	98, 95–93	I/O	I/O port
P10–P13	92–89	I/O	I/O port (switching to serial I/F (1) input/output is possible by software)
P20	88	I/O	I/O port
P21	87	I/O	I/O port
P22	86	I/O	I/O port (switching to CL signal output is possible by software)
P23	85	I/O	I/O port (switching to FR signal output is possible by software)
P30–P33	84–81	I/O	I/O port (switching to serial I/F (2) input/output is possible by software)

# E0C63558

Pin name	Pin No.	I/O	Function
R00	70	O	Output port (switching to XBZ signal output is possible by software)
R01	69	O	Output port (switching to BZ signal output is possible by software)
R02	68	O	Output port (switching to TOUT signal output is possible by software)
R03	67	O	Output port (switching to FOUT signal output is possible by software)
R10	66	O	Output port (switching to XTMUTE signal output is possible by software)
R11	63	O	Output port (switching to XRMUTE signal output is possible by software)
R12	62	O	Output port (switching to HDO signal output is possible by software)
R13	61	O	Output port (switching to HFO signal output is possible by software)
R20–R23	60–57	O	Output port
COM0–COM7	45–38	O	LCD common output pin (1/8, 1/16, 1/17 duty can be selected by software)
COM8–COM16 (SEG47–SEG40)	115–123	O	LCD common output pin or LCD segment output pin (mask option)
SEG0–SEG39	37–33, 31–2, 128–124	O	LCD segment output pin
SVD	107	I	SVD external voltage input pin
DP	56	O	Dial pulse output pin
TONE	55	O	DTMF output pin
RESET	53	I	Initial reset input pin
TEST	54	I	Testing input pin
AVDD	80	–	Power (+) supply pin for FSK demodulator
AVSS	76	–	Power (-) supply pin for FSK demodulator
RDIN	74	I	Ring detection input pin
TIP	79	I	TIP input pin
RING	78	I	RING input pin
FB	77	O	Input amplifier output pin
BPOUT	72	O	Band-pass filter output pin
CDIN	71	I	Carrier detection input pin
RDR̄C	73	I/O	I/O pin for connecting RC network
VREF	75	O	Reference voltage output pin (1/2 VDD)

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

(V<sub>SS</sub>=0V)

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.5 to 7.0	V
Input voltage (1)	V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.3	V
Input voltage (2)	V <sub>IOSC</sub>	-0.5 to V <sub>D1</sub> + 0.3	V
Permissible total output current *1	ΣI <sub>VDD</sub>	10	mA
Operating temperature	T <sub>opr</sub>	-20 to 70	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Soldering temperature / time	T <sub>sol</sub>	260°C, 10sec (lead section)	–
Permissible dissipation *2	P <sub>d</sub>	250	mW

\*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

\*2: In case of plastic package (QFP15-128pin).

### ● Recommended Operating Conditions

(T<sub>a</sub>=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit	
Supply voltage	V <sub>DD</sub>	V <sub>SS</sub> =0V	OSC3 oscillation OFF	2.2		5.5	V
			OSC3 oscillation ON	2.2		5.5	V
			When DTMF is used	2.5		5.5	V
			When FSK is used	2.5		5.5	V
Oscillation frequency	f <sub>OSC1</sub>	Crystal oscillation	–	32.768	–	kHz	
	f <sub>OSC3</sub>	Ceramic oscillation	–	3.58	3.6	MHz	
SVD terminal input voltage	SVD	SVD ≤ V <sub>DD</sub> , V <sub>SS</sub> =0V	0		5.5	V	

## ● DC Characteristics

(Unless otherwise specified:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $f_{osc1}=32.768kHz$ ,  $T_a=-20$  to  $70^{\circ}C$ ,  $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$  are internal voltage,  $C_1-C_7=0.2\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$	K00-03, K10-13 P00-03, P10-13, P20-23, P30-33	$0.8 \cdot V_{DD}$		$V_{DD}$	V
High level input voltage (2)	$V_{IH2}$	RESET, TEST	$0.9 \cdot V_{DD}$		$V_{DD}$	V
High level input voltage (3)	$V_{IH3}$	RDIN, RDRC	$0.75 \cdot V_{DD}$		$V_{DD}$	V
Low level input voltage (1)	$V_{IL1}$	K00-03, K10-13	0		$0.2 \cdot V_{DD}$	V
Low level input voltage (2)	$V_{IL2}$	P00-03, P10-13, P20-23, P30-33	0		0.4	V
Low level input voltage (3)	$V_{IL3}$	RESET, TEST	0		$0.1 \cdot V_{DD}$	V
Low level input voltage (4)	$V_{IL4}$	RDIN, RDRC	0		$0.25 \cdot V_{DD}$	V
High level input current	$I_{IH}$	$V_{IH}=3.0V$ K00-03, K10-13, RDIN, RDRC P00-03, P10-13, P20-23, P30-33 RESET, TEST, SVD	0		0.5	$\mu A$
Low level input current (1)	$I_{IL1}$	$V_{IL1}=V_{SS}$ No Pull-up K00-03, K10-13, RDIN, RDRC P00-03, P10-13, P20-23, P30-33 RESET, TEST, SVD	-0.5		0	$\mu A$
Low level input current (2)	$I_{IL2}$	$V_{IL2}=V_{SS}$ With Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-16	-10	-6	$\mu A$
High level output current	$I_{OH1}$	$V_{OH1}=0.9 \cdot V_{DD}$ R00-03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33			-1	mA
Low level output current	$I_{OL1}$	$V_{OL1}=0.1 \cdot V_{DD}$ R00-03, R10-13, R20-23, RDRC P00-03, P10-13, P20-23, P30-33	3			mA
Common output current	$I_{OH2}$	$V_{OH2}=V_{C5}-0.05V$ COM0-16			-25	$\mu A$
	$I_{OL2}$	$V_{OL2}=V_{SS}+0.05V$	25			$\mu A$
Segment output current	$I_{OH3}$	$V_{OH3}=V_{C5}-0.05V$ SEG0-39			-10	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{SS}+0.05V$	10			$\mu A$

(Unless otherwise specified:  $V_{DD}=5.0V$ ,  $V_{SS}=0V$ ,  $f_{osc1}=32.768kHz$ ,  $T_a=-20$  to  $70^{\circ}C$ ,  $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$  are internal voltage,  $C_1-C_7=0.2\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$	K00-03, K10-13 P00-03, P10-13, P20-23, P30-33	$0.8 \cdot V_{DD}$		$V_{DD}$	V
High level input voltage (2)	$V_{IH2}$	RESET, TEST	$0.9 \cdot V_{DD}$		$V_{DD}$	V
High level input voltage (3)	$V_{IH3}$	RDIN, RDRC	$0.75 \cdot V_{DD}$		$V_{DD}$	V
Low level input voltage (1)	$V_{IL1}$	K00-03, K10-13	0		$0.2 \cdot V_{DD}$	V
Low level input voltage (2)	$V_{IL2}$	P00-03, P10-13, P20-23, P30-33	0		0.4	V
Low level input voltage (3)	$V_{IL3}$	RESET, TEST	0		$0.1 \cdot V_{DD}$	V
Low level input voltage (4)	$V_{IL4}$	RDIN, RDRC	0		$0.25 \cdot V_{DD}$	V
High level input current	$I_{IH}$	$V_{IH}=5.0V$ K00-03, K10-13, RDIN, RDRC P00-03, P10-13, P20-23, P30-33 RESET, TEST, SVD	0		0.5	$\mu A$
Low level input current (1)	$I_{IL1}$	$V_{IL1}=V_{SS}$ No Pull-up K00-03, K10-13, RDIN, RDRC P00-03, P10-13, P20-23, P30-33 RESET, TEST, SVD	-0.5		0	$\mu A$
Low level input current (2)	$I_{IL2}$	$V_{IL2}=V_{SS}$ With Pull-up K00-03, K10-13 P00-03, P10-13, P20-23, P30-33 RESET, TEST	-25	-15	-10	$\mu A$
High level output current	$I_{OH1}$	$V_{OH1}=0.9 \cdot V_{DD}$ R00-03, R10-13, R20-23 P00-03, P10-13, P20-23, P30-33			-3	mA
Low level output current	$I_{OL1}$	$V_{OL1}=0.1 \cdot V_{DD}$ R00-03, R10-13, R20-23, RDRC P00-03, P10-13, P20-23, P30-33	7.5			mA
Common output current	$I_{OH2}$	$V_{OH2}=V_{C5}-0.05V$ COM0-16			-25	$\mu A$
	$I_{OL2}$	$V_{OL2}=V_{SS}+0.05V$	25			$\mu A$
Segment output current	$I_{OH3}$	$V_{OH3}=V_{C5}-0.05V$ SEG0-39			-10	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{SS}+0.05V$	10			$\mu A$

## ● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $f_{osc1}=32.768kHz$ ,  $C_G=25pF$ ,  $T_a=-20$  to  $70^\circ C$ ,  $V_{D1}/V_{C1}/V_{C23}/V_{C4}/V_{C5}$  are internal voltage,  $C_1-C_7=0.2\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit		
LCD drive voltage	Vc1	Connect 1 MΩ load resistor between Vss and Vc1 (without panel load)	$1/2 \cdot V_{C23}$ -0.1		$1/2 \cdot V_{C23}$ $\times 0.95$	V		
							Vc23	Connect 1 MΩ load resistor between Vss and Vc23 (without panel load)
	LC0-3="1"	1.98						
	LC0-3="2"	2.01						
	LC0-3="3"	2.04						
	LC0-3="4"	2.07						
	LC0-3="5"	2.10						
	LC0-3="6"	2.13						
	LC0-3="7"	2.16						
	LC0-3="8"	2.19						
	LC0-3="9"	2.22						
	LC0-3="10"	2.25						
	LC0-3="11"	2.28						
	LC0-3="12"	2.31						
	LC0-3="13"	2.34						
LC0-3="14"	2.37							
LC0-3="15"	2.40							
	Vc4	Connect 1 MΩ load resistor between Vss and Vc4 (without panel load)	$3/2 \cdot V_{C23}$ $\times 0.95$		$3/2 \cdot V_{C23}$	V		
	Vc5	Connect 1 MΩ load resistor between Vss and Vc5 (without panel load)	$2 \cdot V_{C23}$ $\times 0.95$		$2 \cdot V_{C23}$	V		
SVD voltage ( $T_a=25^\circ C$ )	VsVD1	SVDS0-3="0" (internal)	Typ. $\times 0.93$		Typ. $\times 1.07$	V		
							SVDS0-3="1"	2.20
							SVDS0-3="2"	2.20
							SVDS0-3="3"	2.20
							SVDS0-3="4"	2.20
							SVDS0-3="5"	2.30
							SVDS0-3="6"	2.40
							SVDS0-3="7"	2.50
							SVDS0-3="8"	2.60
							SVDS0-3="9"	2.70
							SVDS0-3="10"	2.80
							SVDS0-3="11"	2.90
							SVDS0-3="12"	3.00
							SVDS0-3="13"	3.10
							SVDS0-3="14"	3.20
SVDS0-3="15"	3.30							
SVD voltage (external) *3	VsVD2	SVDS0-3="0" (external), $T_a = 25^\circ C$	0.85	0.95	1.05	V		
SVD circuit response time	t <sub>sVD</sub>	$T_a = 25^\circ C$			100	μS		
Current consumption ( $T_a=25^\circ C$ )	I <sub>OP</sub>	During HALT (32 kHz crystal oscillation)	LCD power OFF *1, *2	1.5	3	μA		
			LCD power ON *1, *2	4	8	μA		
		During execution (32 kHz crystal oscillation)	LCD power ON *1, *2	10	19	μA		
			LCD power ON *1	150	300	μA		
		During execution (3.58 MHz ceramic oscillation)	LCD power ON *1	600	800	μA		
			SVD circuit current (during supply voltage detection) $V_{DD}=2.2$ to $5.5$ V	1		15	μA	
		SVD circuit current (during external voltage detection) $V_{DD}=2.2$ to $5.5$ V	0.5		6	μA		
		DTMF circuit current $V_{DD}=5.5$ V *4		1.4	2.5	mA		
		DTMF circuit current $V_{DD}=3.0$ V *4		1.2	2.0	mA		
		FSK circuit current $V_{DD}=5.5$ V *4		1.8	2.5	mA		
FSK circuit current $V_{DD}=3.0$ V *4		1.0	1.5	mA				

\*1: Without panel load. The SVD circuit is OFF.

\*2: OSCC = "0"

\*3: Please input the voltage, which is within the range between Vss and VDD, into the SVD terminal.

\*4: OSC3 oscillation current and CPU operating current with a 3.58 MHz clock are included.

## ● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

### OSC1 Crystal Oscillation Circuit

(Unless otherwise specified:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $f_{OSC1}=32.768kHz$ ,  $C_G=25pF$ ,  $C_D=$ built-in,  $T_a=-20$  to  $70^{\circ}C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 3sec$ ( $V_{DD}$ )	2.2			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ ( $V_{DD}$ )	2.2			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	$V_{DD}=2.2$ to $5.5V$			10	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	$C_G=5$ to $25pF$	10	20		ppm
Harmonic oscillation start voltage	$V_{hho}$	$C_G=5pF$ ( $V_{DD}$ )	5.5			V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{SS}$	200			$M\Omega$

### OSC3 Ceramic Oscillation Circuit

(Unless otherwise specified:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ , Ceramic oscillator: 3.58MHz,  $C_{GC}=C_{DC}=30pF$ ,  $T_a=-20$  to  $70^{\circ}C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	( $V_{DD}$ )	2.2			V
Oscillation start time	$t_{sta}$	$V_{DD}=2.2$ to $5.5V$			5	mS
Oscillation stop voltage	$V_{stp}$	( $V_{DD}$ )	2.2			V

## ● Serial Interface (1), (2) AC Characteristics

### Clock Synchronous Master Mode (During 1 MHz Operation)

(Condition:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $70^{\circ}C$ ,  $V_{IH1}=0.8V_{DD}$ ,  $V_{IL1}=0.2V_{DD}$ ,  $V_{OH}=0.8V_{DD}$ ,  $V_{OL}=0.2V_{DD}$ )

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	$t_{smd}$			200	nS
Receiving data input set-up time	$t_{sms}$	400			nS
Receiving data input hold time	$t_{smh}$	200			nS


Note that the maximum clock frequency is limited to 1 MHz.

### Clock Synchronous Slave Mode (During 1 MHz Operation)

(Condition:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $T_a=-20$  to  $70^{\circ}C$ ,  $V_{IH1}=0.8V_{DD}$ ,  $V_{IL1}=0.2V_{DD}$ ,  $V_{OH}=0.8V_{DD}$ ,  $V_{OL}=0.2V_{DD}$ )

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	$t_{ssd}$			500	nS
Receiving data input set-up time	$t_{sss}$	400			nS
Receiving data input hold time	$t_{ssh}$	200			nS

Note that the maximum clock frequency is limited to 1 MHz.




## Asynchronous System

(Condition: V<sub>DD</sub>=2.2 to 5.5V, V<sub>SS</sub>=0V, T<sub>a</sub>=-20 to 70°C)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Start bit detection error time *1	t <sub>sa1</sub>	0		t/16	S
Erroneous start bit detection range time *2	t <sub>sa2</sub>	9t/16		10t/16	S

\*1: Start bit detection error time is a logical delay time from inputting the start bit until internal sampling begins operating. (Time as far as AC is excluded.)

\*2: Erroneous start bit detection range time is a logical range to detect whether a LOW level (start bit) has been input again after a start bit has been detected and the internal sampling clock has started. When a HIGH level is detected, the start bit detection circuit is reset and goes into a wait status until the next start bit. (Time as far as AC is excluded.)



## ● FSK Demodulator Characteristics

(Unless otherwise specified: V<sub>DD</sub>=5.0V, V<sub>SS</sub>=0V, f<sub>CLK</sub>=3.579545MHz, T<sub>a</sub>=-20 to 70°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Transfer rate	T <sub>RATE</sub>		1188	1200	1212	
Bell202 mark (logic 1) frequency	f <sub>B1</sub>		1188	1200	1212	Hz
Bell202 space (logic 0) frequency	f <sub>B0</sub>		2178	2200	2222	Hz
ITU-T V.23 mark (logic 1) frequency	f <sub>V1</sub>		1280	1300	1320	Hz
ITU-T V.23 space (logic 0) frequency	f <sub>V0</sub>		2068	2100	2132	Hz
Signal-to-noise ratio	SNR		20	-	-	dB
Band-pass filter gain *1	G <sub>BPF</sub>	300Hz	-	9.2	-	dB
		1200Hz	-	42.7	-	dB
		1700Hz	-	42.8	-	dB
		2200Hz	-	42.7	-	dB
		3000Hz	-	22.4	-	dB
		4000Hz	-	3.7	-	dB
Carrier detection ON sensitivity *2	C <sub>DON</sub>	V <sub>DD</sub> =5.0V	-	-51	-48	dBm
Carrier detection OFF sensitivity *2	C <sub>DOFF</sub>	V <sub>DD</sub> =5.0V	-57	-54	-	dBm
Input clock frequency	f <sub>CLK</sub>		-0.1%	3.579545	+0.1%	MHz
Input AC impedance	R <sub>IN</sub>	V <sub>DD</sub> =5.0V (between TIP/RING pin and V <sub>REF</sub> )	70	100	130	kΩ
FSKON set-up time	t <sub>SUP</sub>		20	-	-	mS
Carrier detection response time	t <sub>CDON</sub>		3	6.25	9	mS
	t <sub>CDOFF</sub>		5	7.5	10	mS

\*1: Value measured between TIP/RING pin and BPOUT pin

\*2: The following expressions can be used to calculate the typical values (dBm) of C<sub>DON</sub> and C<sub>DOFF</sub> when an external resistor R<sub>TR</sub> (10kΩ Typ.) is connected in series with the TIP pin and the RING pin.


$$C_{DON} = -51 + 20\log\left(\frac{V_{DD}}{5} \times \frac{100k}{R_{TR} + 100k}\right) \text{ [dBm]} \quad C_{DOFF} = -54 + 20\log\left(\frac{V_{DD}}{5} \times \frac{100k}{R_{TR} + 100k}\right) \text{ [dBm]}$$

In addition, the following expressions can be used to calculate the sensitivity of C<sub>DON</sub> and C<sub>DOFF</sub> when an external feedback resistor is used for the input amplifier (mask option).

$$G_{Amp} = \frac{R_5}{R_1} = \frac{R_6}{R_2} \quad (R_1 = R_2, R_3 = R_4, R_5 = R_6)$$

$$C_{DON} = -51 + 20\log\left(\frac{V_{DD}}{5} \times \frac{R_1}{R_5}\right) \text{ [dBm]} \quad C_{DOFF} = -54 + 20\log\left(\frac{V_{DD}}{5} \times \frac{R_1}{R_5}\right) \text{ [dBm]}$$






## ● Telephone Function Characteristics

(Unless otherwise specified:  $V_{DD}=3.0V$ ,  $V_{SS}=0V$ ,  $f_{CLK}=3.579545MHz$ ,  $T_a=-20$  to  $70^{\circ}C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Flash pause time	$t_{FLP}$		–	938	–	mS
Mute hold time	$t_{MH}$		–	4	–	mS
Make ratio	M/B	Selected by software	–	1/2 2/3	–	–
Dial puls rate	DR	Selected by software	–	10 20	–	pps
Make time	$t_M$	10pps, M/B=1/2	–	33.2	–	mS
		20pps, M/B=1/2	–	16.6	–	mS
		10pps, M/B=2/3	–	39.1	–	mS
		20pps, M/B=2/3	–	19.5	–	mS
Break time	$t_B$	10pps, M/B=1/2	–	66.4	–	mS
		20pps, M/B=1/2	–	33.2	–	mS
		10pps, M/B=2/3	–	58.6	–	mS
		20pps, M/B=2/3	–	29.3	–	mS
Tone output DC level	$V_{TDC}$		–	$0.5(V_{DD}-V_{SS})$	–	V
ROW single tone output voltage	$V_R$	$V_{DD}=3V$ , $R_L=10k\Omega$	–	92	–	mVrms
		$V_{DD}=5.5V$ , $R_L=10k\Omega$	–	168	–	mVrms
COL single tone output voltage	$V_C$	$V_{DD}=3V$ , $R_L=10k\Omega$	–	122	–	mVrms
		$V_{DD}=5.5V$ , $R_L=10k\Omega$	–	224	–	mVrms
Tone output voltage ratio	dB <sub>CR</sub>	$V_{DD}=3V$ , $R_L=10k\Omega$	–	2.5	–	dB
		$V_{DD}=5.5V$ , $R_L=10k\Omega$	–	2.5	–	dB
Tone load resistor	$R_{TL}$	$V_{DD}=2.5$ to $5.5V$	7	–	–	k $\Omega$
Tone distortion ratio	THD	$V_{DD}=2.5$ to $5.5V$ , $R_L=10k\Omega$	–	–	6	%
Tone output frequency	f <sub>ROW1</sub>		–	701.32	–	Hz
	f <sub>ROW2</sub>		–	771.45	–	Hz
	f <sub>ROW3</sub>		–	857.17	–	Hz
	f <sub>ROW4</sub>		–	935.10	–	Hz
	f <sub>COL1</sub>		–	1215.88	–	Hz
	f <sub>COL2</sub>		–	1331.68	–	Hz
	f <sub>COL3</sub>		–	1471.85	–	Hz
	f <sub>COL4</sub>		–	1645.01	–	Hz
Tone output time	$t_{TD}$		94	–	–	mS
Tone inter-digit pause time	$t_{TIP}$		–	94	–	mS
Tone output cycle	$t_T$	$t_{TD}+t_{TIP}$	188	–	–	mS


## ● Timing Chart



## ● Characteristic Curves (reference value)


### • High level output current (Pxx, Rxx, BZ)

Ta = 70°C, Max. value




### • Low level output current (Pxx, Rxx, BZ)

Ta = 70°C, Min. value




### • High level output current (SEGxx)

Ta = 70°C, Max. value




### • Low level output current (SEGxx)

Ta = 70°C, Min. value



## ■ BASIC EXTERNAL CONNECTION DIAGRAM



# E0C63558

---

**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

---

**SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION**

**IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe & U.S.A.)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5812 FAX : 042-587-5564

**ED International Marketing Department II (Asia)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5814 FAX : 042-587-5110

