

4-bit Single Chip Microcomputer



- 4-bit Low Cycle / Inst. Core CPU
- Built-in 7 Segment Type LCD Driver
- Low Voltage Operation (0.9V Min.)
- Built-in Gate Array

■ DESCRIPTION

The E0C63B07 is a CMOS 4-bit microcomputer composed of a CMOS 4-bit core CPU, ROM, RAM, 7 segment type LCD driver, 10000 gates of gate array and counters. And the E0C63B07 can be operated by single Manganese battery with LCD display. So that the E0C63B07 is best suited for systems such as numeric pager.

■ FEATURES


- CMOS LSI 4-bit parallel processing
- OSC1 oscillation circuit 32.768/76.8/153.6kHz (Typ.) Crystal oscillation circuit (*1)
- OSC3 oscillation circuit 400kHz (Max.) CR oscillation circuit, Operable in 0.9V
- Instruction set Basic instruction : 46 types (411 instructions with all)
Addressing mode : 8 types
- Instruction execution time During operation at 32.768kHz : 61μsec 122μsec 183μsec
During operation at 76.8kHz : 26μsec 52μsec 78μsec
During operation at 153.6kHz : 13μsec 26μsec 39μsec
During operation at 400kHz : 5μsec 10μsec 15μsec
- ROM capacity Code ROM: 8,192 words × 13 bits
- RAM capacity Data memory : 1,024 words × 4 bits
Display memory : 60 words × 4 bits
- Input port 8 bits (Pull-up resistors may be supplemented *1)
- Output port 8 bits (It is possible to switch the 2 bits to special output *2)
- I/O port 12 bits (It is possible to switch the 4 bits to serial input/output *2)
- Serial interface 1 port (8-bit clock synchronous system)
- LCD driver 60 segments × 4, 3 or 2 commons (*2) 1/3 or 1/2 bias drive (*1)
- Time base counter 2 systems (Clock timer, stopwatch timer)
- Programmable timer Built-in, 2 inputs × 8 bits, with event counter function
- Watchdog timer Built-in
- Gate array SOG : 10,000 gates
Number of terminals : 28 bits
CPU interface : Bus interface
- Melody generator Equivalent to SVM7100M Series
Maximum 16 melodies
Melody ROM capacity : 495 words
(words can be optionally arranged for each melody)
Address control ROM : 80 words
(words can be optionally arranged for each melody)
Play output waveform : Single sound square wave
- Supply voltage detection (SVD) circuit .. 16 values, programmable (1.05V to 2.60V)
- External interrupt Input port interrupt : 2 systems


E0C63B07

- Internal interrupt Clock timer interrupt : 4 systems
Stopwatch timer interrupt : 2 systems
Programmable timer interrupt : 2 systems
Serial interface interrupt : 1 system
Gate array interrupt : 4 systems
Melody interrupt : 1 system
- Power supply voltage 0.9V to 3.6V
- Operating temperature range -20°C to 70°C
- Current consumption (Typ.) Single clock:
 - During HALT (32kHz)
 1.5V (normal mode, LCD power OFF) 1.2µA
 1.5V (normal mode, LCD power ON) 2.0µA
 3.0V (halver mode, LCD power ON) 1.5µA
 - During operation (32kHz)
 1.5V (normal mode, LCD power ON) 6.0µA
 3.0V (halver mode, LCD power ON) 3.5µA
- Current consumption (Typ.) Twin clock:
 - During operation (400kHz)
 3.0V (normal mode, LCD power ON) 85µA
- Package QFP8-160pin (plastic) or chip

*1: Can be selected with mask option *2: Can be selected with software

■ BLOCK DIAGRAM



■ PIN CONFIGURATION**QFP8-160pin**

No.	Name	No.	Name	No.	Name	No.	Name
1	K10	41	P03	81	R01	121	N.C.
2	N.C.	42	P02	82	R02	122	N.C.
3	K03	43	P01	83	R03	123	N.C.
4	K02	44	P00	84	R10	124	SEG29
5	K01	45	COM13	85	R11	125	SEG28
6	K00	46	COM12	86	R12	126	SEG27
7	N.C.	47	COM11	87	R13	127	SEG26
8	N.C.	48	COM10	88	SC1	128	SEG25
9	N.C.	49	SEG30	89	SC2	129	SEG24
10	N.C.	50	SEG31	90	SC3	130	SEG23
11	N.C.	51	SEG32	91	SC4	131	SEG22
12	CA	52	SEG33	92	SC5	132	SEG21
13	CB	53	SEG34	93	SC6	133	SEG20
14	CC	54	SEG35	94	SC7	134	SEG19
15	CD	55	SEG36	95	SC8	135	SEG18
16	Vc3	56	SEG37	96	SC9	136	SEG17
17	Vc2	57	SEG38	97	SC10	137	SEG16
18	Vc1	58	SEG39	98	SC11	138	SEG15
19	Vd2	59	SEG40	99	SC12	139	SEG14
20	Vss	60	SEG41	100	SC13	140	SEG13
21	OSC1	61	SEG42	101	SC14	141	SEG12
22	OSC2	62	SEG43	102	SC15	142	SEG11
23	Vd1	63	SEG44	103	SC16	143	SEG10
24	OSC3	64	SEG45	104	SC17	144	SEG9
25	OSC4	65	SEG46	105	SC18	145	SEG8
26	Vdd	66	SEG47	106	SC19	146	SEG7
27	<u>RESET</u>	67	SEG48	107	SC20	147	SEG6
28	<u>TEST2</u>	68	SEG49	108	SC21	148	SEG5
29	<u>TEST1</u>	69	SEG50	109	SC22	149	SEG4
30	MOUT	70	SEG51	110	SC23	150	SEG3
31	P23	71	SEG52	111	SC24	151	SEG2
32	P22	72	SEG53	112	SC25	152	SEG1
33	P21	73	SEG54	113	SC26	153	SEG0
34	P20	74	SEG55	114	SC27	154	COM03
35	P13	75	SEG56	115	SC28	155	COM02
36	P12	76	SEG57	116	N.C.	156	COM01
37	P11	77	SEG58	117	N.C.	157	COM00
38	P10	78	SEG59	118	N.C.	158	K13
39	N.C.	79	N.C.	119	N.C.	159	K12
40	N.C.	80	R00	120	N.C.	160	K11

N.C. : No Connection

E0C63B07

■ PIN DESCRIPTION

Signal name	Pin No.	In/Out	Function
VDD	26	—	Power (+) supply
Vss	20	—	Power (—) supply
Vd1	23	—	Oscillation/internal logic system regulated voltage output
Vd2	19	—	Supply voltage doubler/halver output
Vc1–Vc3	18–16	—	LCD system power supply 1/3 or 1/2 bias (selected by mask option)
CA, CB	12, 13	—	LCD system boosting/reducing capacitor connecting
CC, CD	14, 15	—	Supply voltage doubling/halving capacitor connecting
OSC1	21	I	Crystal oscillation input
OSC2	22	O	Crystal oscillation output
OSC3	24	I	CR oscillation input
OSC4	25	O	CR oscillation output
K00–K03	6–3	I	Input port
K10–K13	1, 160–158	I	Input port
P00–P03	44–41	I/O	I/O port
P10–P13	38–35	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20–P23	34–31	I/O	I/O port
R00	80	O	Output port
R01	81	O	Output port
R02	82	O	Output port (switching to TOUT output is possible by software)
R03	83	O	Output port (switching to FOUT output is possible by software)
R10–R13	84–87	O	Output port
COM00–COM03	157–154	O	LCD common output (1/4, 1/3, 1/2 duty can be selected by software)
COM10–COM13	48–45		
SEG0–SEG59	153–124, 49–78	O	LCD segment output
MOUT	30	O	Melody output
SC1–SC28	88–115	I, O, I/O	G/A input/output
RESET	27	I	Initial reset input
TEST1	29	I	Testing input
TEST2	28	I	Testing input

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(Vss=0V)

Rating	Symbol	Value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	Vi	-0.5 to VDD + 0.3	V
Input voltage (2)	Viosc	-0.5 to Vd1 + 0.3	V
Permissible total output current *1	ΣI_{VDD}	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	—
Permissible dissipation *2	PD	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).

*2: In case of plastic package (QFP8-160pin).

● Recommended Operating Conditions

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	VDD	Vss=0V Doubler mode (OSC3 OFF) Doubler mode (OSC3 ON) Normal mode (OSC3 OFF) Normal mode (OSC3 ON) Halver mode (OSC3 OFF)	0.9	1.1	1.25	V
			0.9	1.1	2.2	V
			1.25	3.0	3.6	V
			2.2	3.0	3.6	V
			2.5	3.0	3.6	V
Oscillation frequency	fosc1	Any one is selected	—	32.768	—	kHz
			—	76.8	—	kHz
			—	153.6	—	kHz
			50		400	kHz
	fosc3	Duty 50±5%, VDC="1"				

● DC Characteristics

(Unless otherwise specified: V_{DD}=1.5V, V_{SS}=0V, fosc1=32.768kHz, Ta=25°C, V_{B1}/V_{C1}/V_{C2}/V_{C3} are internal voltage, C₁–C₅=0.2μF, C₆–C₇=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8·V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST1, TEST2	0.9·V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2·V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST1, TEST2	0		0.1·V _{DD}	V
High level input current	I _{IH}	V _{IH} =1.5V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-8	-5	-3	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9·V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23			-0.3	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9·V _{DD} MOUT			-0.3	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1·V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23	0.7			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1·V _{DD} BZ	0.7			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0–COM3(10–13)			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0–SEG59			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9·V _{DD} SEG0–SEG59			-100	μA
	I _{OL5}	V _{OL5} =0.1·V _{DD}	100			μA

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, fosc1=32.768kHz, Ta=25°C, V_{B1}/V_{C1}/V_{C2}/V_{C3} are internal voltage, C₁–C₅=0.2μF, C₆–C₇=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8·V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST1, TEST2	0.9·V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2·V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST1, TEST2	0		0.1·V _{DD}	V
High level input current	I _{IH}	V _{IH} =3.0V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	0		0.5	μA
Low level input current (1)	I _{IL1}	V _{IL1} =V _{SS} No pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-0.5		0	μA
Low level input current (2)	I _{IL2}	V _{IL2} =V _{SS} With pull-up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-16	-5	-6	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9·V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23			-1.5	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9·V _{DD} MOUT			-1.5	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1·V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23	6			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1·V _{DD} BZ	6			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0–COM3(10–13)			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V	10			μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0–SEG59			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V	10			μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9·V _{DD} SEG0–SEG59			-300	μA
	I _{OL5}	V _{OL5} =0.1·V _{DD}	300			μA

E0C63B07

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, Ta=25°C, VD1/Vc1–Vc3 are internal voltage, C1–C5=0.2μF, C6–C7=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
LCD drive voltage	Vc1	Connect 1MΩ load resistor between Vss and Vc1 (No panel load)	0.95	1.05	1.15	V
	Vc2	Connect 1MΩ load resistor between Vss and Vc2 (No panel load)	$2 \cdot V_{c1} \times 0.9$		$2 \cdot V_{c1} + 0.1$	V
	Vc3	Connect 1MΩ load resistor between Vss and Vc3 (No panel load)	$3 \cdot V_{c1} \times 0.9$		$3 \cdot V_{c1} + 0.1$	V
SVD voltage	VsVD	SVDS0–3="0"	0.95	1.05	1.15	V
		SVDS0–3="1"	1.05	1.10	1.15	V
		SVDS0–3="2"	1.10	1.15	1.20	V
		SVDS0–3="3"	1.15	1.20	1.25	V
		SVDS0–3="4"	1.20	1.25	1.30	V
		SVDS0–3="5"	1.25	1.30	1.35	V
		SVDS0–3="6"	1.35	1.40	1.45	V
		SVDS0–3="7"	1.55	1.60	1.65	V
		SVDS0–3="8"	1.90	1.95	2.00	V
		SVDS0–3="9"	1.95	2.00	2.05	V
		SVDS0–3="10"	2.00	2.05	2.10	V
		SVDS0–3="11"	2.05	2.10	2.15	V
		SVDS0–3="12"	2.15	2.20	2.25	V
		SVDS0–3="13"	2.25	2.30	2.35	V
		SVDS0–3="14"	2.45	2.50	2.55	V
		SVDS0–3="15"	2.55	2.60	2.65	V
SVD circuit response time	tsvd				100	μS
Current consumption	IOP	During HALT	32.768kHz		1.2	μA
		Normal mode	76.8kHz		1.8	μA
		LCD power OFF	153.6kHz		3.4	μA
		During HALT	32.768kHz		2.0	μA
		Normal mode *1	76.8kHz		2.7	μA
		LCD power ON	153.6kHz		4.3	μA
		During HALT	32.768kHz		4.8	μA
		Doubler mode (VDD=1.2V) *1	76.8kHz		6.0	μA
		LCD power ON	153.6kHz		10.0	μA
		During HALT	32.768kHz		1.5	μA
		Halver mode (VDD=3.0V) *1	76.8kHz		1.8	μA
		LCD power ON	153.6kHz		2.5	μA
		During execution	32.768kHz		6.0	μA
		Normal mode *1	76.8kHz		12.0	μA
		LCD power ON	153.6kHz		23.0	μA
		400kHz (CR oscillation)			85.0	μA
During execution	IOP	32.768kHz			13.0	μA
		Doubler mode (VDD=1.2V) *1	76.8kHz		25.0	μA
		LCD power ON	153.6kHz		45.0	μA
		400kHz (CR oscillation)			170.0	μA
During execution	IOP	32.768kHz			3.5	μA
		Halver mode (VDD=3.0V) *1	76.8kHz		7.0	μA
		LCD power ON	153.6kHz		12.0	μA

*1: No panel load. The SVD circuit is OFF.

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

(Unless otherwise specified: VDD=3.0V, Vss=0V, fosc1=32.768kHz, Cg=25pF, Cd=built-in, Ta=25°C)


Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	$t_{sta} \leq 3\text{sec}$ (VDD)		1.1			V
Oscillation stop voltage	Vstp	$t_{stp} \leq 10\text{sec}$ (VDD)	Normal mode	1.1			V
			Doubler mode	0.9			V
Built-in capacitance (drain)	Cd	Including the parasitic capacity inside the IC (in chip)			14		pF
Frequency/voltage deviation	$\partial f/\partial V$	VDD=0.9 to 3.6V	with VDC switching			10	ppm
			without VDC switching			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$			-10		10	ppm
Frequency adjustment range	$\partial f/\partial Cg$	Cg=5 to 25pF	32.768kHz	30	40		ppm
			76.8kHz	20	25		ppm
			153.6kHz	8	10		ppm
Harmonic oscillation start voltage	Vhho	Cg=5pF (VDD)		3.6			V
Permitted leak resistance	Rleak	Between OSC1 and VDD, Vss		200			MΩ

OSC3 CR oscillation circuit

(Unless otherwise specified: VDD=3.0V, Vss=0V, RCR=120kΩ, Ta=25°C)

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc3			-30	310kHz	30	%
Oscillation start voltage	Vsta	Normal mode (VDD)	2.2				V
			Doubler mode (VDD)	0.9			V
Oscillation start time	tsta	VDD=2.2 to 3.6V (Doubler mode: VDD=0.9 to 2.2V)				3	mS
Oscillation stop voltage	Vstp	Normal mode (VDD)	2.2				V
			Doubler mode (VDD)	0.9			V

CR oscillation frequency-resistance characteristics



E0C63B07

● Serial Interface AC Characteristics

Clock synchronous master mode (during 32 kHz operation)

(Condition: V_{DD}=1.5V, V_{SS}=0V, Ta=25°C, V_{IH1}=0.8V_{DD}, V_{IL1}=0.2V_{DD}, V_{OH}=0.8V_{DD}, V_{OL}=0.2V_{DD})

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t _{smd}			5	μS
Receiving data input set-up time	t _{sms}	10			μS
Receiving data input hold time	t _{smh}	5			μS

Clock synchronous master mode (during 400 kHz operation)

(Condition: V_{DD}=3.0V, V_{SS}=0V, Ta=25°C, V_{IH1}=0.8V_{DD}, V_{IL1}=0.2V_{DD}, V_{OH}=0.8V_{DD}, V_{OL}=0.2V_{DD})

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t _{smd}			200	nS
Receiving data input set-up time	t _{sms}	400			nS
Receiving data input hold time	t _{smh}	200			nS

Clock synchronous slave mode (during 32 kHz operation)

(Condition: V_{DD}=1.5V, V_{SS}=0V, Ta=25°C, V_{IH1}=0.8V_{DD}, V_{IL1}=0.2V_{DD}, V_{OH}=0.8V_{DD}, V_{OL}=0.2V_{DD})


Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t _{ssd}			10	μS
Receiving data input set-up time	t _{sss}	10			μS
Receiving data input hold time	t _{ssh}	5			μS

Clock synchronous slave mode (during 400 kHz operation)


(Condition: V_{DD}=3.0V, V_{SS}=0V, Ta=25°C, V_{IH1}=0.8V_{DD}, V_{IL1}=0.2V_{DD}, V_{OH}=0.8V_{DD}, V_{OL}=0.2V_{DD})

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Transmitting data output delay time	t _{ssd}			500	nS
Receiving data input set-up time	t _{sss}	400			nS
Receiving data input hold time	t _{ssh}	200			nS

Master mode



Slave mode



● Melody Generator AC Characteristics


(Unless otherwise specified: VDD=3.0V, Vss=0V, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Play start MT minimum pulse width	t_{ON1}		27.4 *1			μS
Frequency selection data set-up time	t_{SCK}		10			μS
Melody selection data set-up time	t_{SMS}		10			μS
Melody selection data hold time	t_{HMS}	"Melody change during play is impossible" option	10			μS
Play mode selection data set-up time	t_{SPM}		10			μS
Play start delay time	t_B				31.25 *1	mS
Output inverting time	t_{OUT}	$f_{OSC1}=76.8, 153.6 \text{ kHz}$ $f_{OSC1}=32.768 \text{ kHz}$			1.68 1.96	mS
Play suspension time (1)	t_{E1}		0.0039		$\frac{1}{2} \text{ beat}$	Sec
Play suspension time (2)	t_{E2}		$\frac{1}{2} \text{ beat}$		$\frac{1}{2} \text{ beats}$	Sec
MT=0 minimum pulse width	t_{OFF}		$\frac{1}{2} \text{ beat}$			Sec
MT=1 minimum pulse width	t_{ON2}		$\frac{1}{2} \text{ beat}$			Sec
Melody changing time during play	t_{MC}	"Melody change during play is possible" option	0		Note length at change	

*1 The quantization error becomes smaller than the standard value about by synchronization with the external clock.

Therefore, actual time t is as follows: (Standard value - external clock 1 cycle) < t < standard value)


Play start timing




Melody and play mode selections should be done before starting the play (before setting the MT register to "1"), though it is no problem if the set-up time can be maintained.

Play stop timing

• Level hold play and One-shot C play




• Start/stop control by MT



Change of melody during playing


• When the mask option "possible to change" is selected




E0C63B07

● Timing Chart


Initial reset




System clock switching



Supply voltage doubler control during heavy load driving



■ BASIC EXTERNAL CONNECTION DIAGRAM



X'tal	Crystal oscillator	32.768 kHz/76.8 kHz/153.6 kHz, C1 (Max.) = 34 kΩ
C _{GX}	Trimmer capacitor	5–25 pF
R _{CR}	Resistor for CR oscillation	120 kΩ (Max. 400 kHz)
C ₁ –C ₅	Capacitor	0.2 μF
C ₆ , C ₇	Capacitor	0.4 μF
C _P	Capacitor	3.3 μF

Note: The above table is simply an example, and is not guaranteed to work.

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

