

4-bit Single Chip Microcomputer



- 4-bit Low Cycle / Inst. Core CPU
- Built-in 7 Segment Type LCD Driver
- Low Voltage Operation (0.9V Min.)
- Built-in Gate Array

■ DESCRIPTION


The E0C63B08 is a CMOS 4-bit microcomputer composed of a CMOS 4-bit core CPU, ROM, RAM, 7 segment type LCD driver, 5000 gates of gate array and counters. And the E0C63B08 can be operated by single Manganese battery with LCD display. So that the E0C63B08 is best suited for systems such as numeric pager.

■ FEATURES


- CMOS LSI 4-bit parallel processing
- Main clock 32.768 / 76.8 / 153.6kHz (Typ.)
- Sub clock 400kHz (Max.)
- Instruction set 46 kinds, 411 instructions
- Instruction execution time 32kHz 61 μ sec (Min.)
400kHz 5 μ sec (Min.)
- ROM capacity 8,192 \times 13 bit
- RAM capacity 1,024 \times 4 bit
- I/O port Input : 8 bit
Output : 8 bit
I/O : 12 bit
- LCD driver 32 segments \times 4 commons
- Gate array 5,000 usable gates (Bus interface)
- Supply voltage detect 1.2V / 1.8V
- Clock timer 1 ch.
- Watchdog timer Built-in
- Programmable timer 8 bit \times 2 ch.
- Serial interface Synchronous 8-bit
- Interrupts External : Key interrupt 1 line
Internal : Clock timer (1, 2, 8, 16Hz) 1 line
: Programmable timer 1 line
: Serial interface 1 line
: Gate array 4 lines
- Supply voltage 0.9 to 3.6V
- Current consumption HALT mode (32.768kHz, 1.5V) : 1.8 μ A (Typ.)
- Package QFP15-100pin (plastic), Die form

E0C63B08

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



N.C. : No Connection

■ PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
VDD	24	—	Power (+) supply pin
Vss	18	—	Power (—) supply pin
Vd1	21	—	Oscillation/internal logic system regulated voltage output pin
Vd2	17	—	Supply voltage doubler/halver output pin
Vc1–Vc3	16–14	—	LCD system power supply pin 1/3 or 1/2 bias (selected by mask option)
CA, CB	27, 25	—	LCD system boosting/reducing capacitor connecting pin
CC, CD	13, 12	—	Supply voltage doubling/halving capacitor connecting pin
OSC1	19	I	Crystal oscillation input pin
OSC2	20	O	Crystal oscillation output pin
OSC3	22	I	CR oscillation input pin
OSC4	23	O	CR oscillation output pin
K00–K03	52–55	I	Input port
K10–K13	56–59	I	Input port
P00–P03	42–39	I/O	I/O port
P10–P13	38–35	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20–P23	34–31	I/O	I/O port
R00	50	O	Output port
R01	49	O	Output port
R02	48	O	Output port (switching to TOUT output is possible by software)
R03	47	O	Output port (switching to FOUT output is possible by software)
R10–R13	46–43	O	Output port
COM0–COM3	8–11	O	LCD common output pin (1/4, 1/3, 1/2 duty can be selected by software)
SEG0–SEG31	76–100, 1–7	O	LCD segment output pin
BZ	51	O	Buzzer output pin
SC1–SC16	60–75	I, O, I/O	G/A input/output pin
RESET	28	I	Initial reset input pin
TEST1	30	I	Testing input pin
TEST2	29	I	Testing input pin

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(Vss=0V)

Rating	Symbol	Value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
Input voltage (1)	VI	-0.5 to VDD + 0.3	V
Input voltage (2)	Viosc	-0.5 to Vd1 + 0.3	V
Permissible total output current *1	ΣI_{VDD}	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	—
Permissible dissipation *2	Pd	250	mW

*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is drawn in).

*2: In case of plastic package (QFP15-100pin).

● Recommended Operating Conditions

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	VDD	Vss=0V	Doubler mode (OSC3 OFF)	0.9	1.1	1.25
			Doubler mode (OSC3 ON)	0.9	1.1	2.2
			Normal mode (OSC3 OFF)	1.25	3.0	3.6
			Normal mode (OSC3 ON)	2.2	3.0	3.6
			Halver mode (OSC3 OFF)	2.5	3.0	3.6
Oscillation frequency (1)	fosc1	Any one is selected	—	32.768	—	kHz
			—	76.8	—	kHz
			—	153.6	—	kHz
Oscillation frequency (2)	fosc3	Duty 50±5%, VDC="1"	50	—	400	kHz

E0C63B08

● DC Characteristics

(Unless otherwise specified: V_{DD}=1.5V, V_{SS}=0V, fosc1=32.768kHz, Ta=25°C, V_{D1}/V_{C1}–V_{C3} are internal voltage, C₁–C₅=0.2μF, C₆–C₇=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST1, TEST2	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2•V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST1, TEST2	0		0.1•V _{DD}	V
High level input current	I _{IIH}	V _{IH} =1.5V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	0		0.5	μA
Low level input current (1)	I _{IIL1}	V _{IL1} =V _{SS} No pull up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-0.5		0	μA
Low level input current (2)	I _{IIL2}	V _{IL2} =V _{SS} With pull up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-8	-5	-3	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23			-0.3	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ			-0.3	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23	0.7			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ	0.7			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0–COM3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V 10				μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0–SEG31			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V 10				μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9•V _{DD} SEG0–SEG31			-100	μA
	I _{OL5}	V _{OL5} =0.1•V _{DD} 100				μA

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, fosc1=32.768kHz, Ta=25°C, V_{D1}/V_{C1}–V_{C3} are internal voltage, C₁–C₅=0.2μF, C₆–C₇=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V _{IH1}	K00–03, K10–13 P00–03, P10–13, P20–23	0.8•V _{DD}		V _{DD}	V
High level input voltage (2)	V _{IH2}	RESET, TEST1, TEST2	0.9•V _{DD}		V _{DD}	V
Low level input voltage (1)	V _{IL1}	K00–03, K10–13 P00–03, P10–13, P20–23	0		0.2•V _{DD}	V
Low level input voltage (2)	V _{IL2}	RESET, TEST1, TEST2	0		0.1•V _{DD}	V
High level input current	I _{IIH}	V _{IH} =3.0V K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	0		0.5	μA
Low level input current (1)	I _{IIL1}	V _{IL1} =V _{SS} No pull up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-0.5		0	μA
Low level input current (2)	I _{IIL2}	V _{IL2} =V _{SS} With pull up K00–03, K10–13 P00–03, P10–13, P20–23 RESET, TEST1, TEST2	-16	-5	-6	μA
High level output current (1)	I _{OH1}	V _{OH1} =0.9•V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23			-1.5	mA
High level output current (2)	I _{OH2}	V _{OH2} =0.9•V _{DD} BZ			-1.5	mA
Low level output current (1)	I _{OL1}	V _{OL1} =0.1•V _{DD} R00–03, R10–13 P00–03, P10–13, P20–23	6			mA
Low level output current (2)	I _{OL2}	V _{OL2} =0.1•V _{DD} BZ	6			mA
Common output current	I _{OH3}	V _{OH3} =V _{C3} -0.05V COM0–COM3			-10	μA
	I _{OL3}	V _{OL3} =V _{SS} +0.05V 10				μA
Segment output current (during LCD output)	I _{OH4}	V _{OH4} =V _{C3} -0.05V SEG0–SEG31			-10	μA
	I _{OL4}	V _{OL4} =V _{SS} +0.05V 10				μA
Segment output current (during DC output)	I _{OH5}	V _{OH5} =0.9•V _{DD} SEG0–SEG31			-300	μA
	I _{OL5}	V _{OL5} =0.1•V _{DD} 300				μA

● Analog Circuit Characteristics and Current Consumption

(Unless otherwise specified: VDD=3.0V, Vss=0V, fosc1=32.768kHz, CG=25pF, Ta=25°C, VD1/Vc1–Vc3 are internal voltage, C1–C5=0.2μF, C6–C7=0.4μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	
LCD drive voltage	Vc1	Connect 1MΩ load resistor between Vss and Vc1 (No panel load)	0.95	1.05	1.15	V	
	Vc2	Connect 1MΩ load resistor between Vss and Vc2 (No panel load)	$2 \cdot V_{c1}$ ×0.9		$2 \cdot V_{c1}$ +0.1	V	
	Vc3	Connect 1MΩ load resistor between Vss and Vc3 (No panel load)	$3 \cdot V_{c1}$ ×0.9		$3 \cdot V_{c1}$ +0.1	V	
SVD voltage	VsVD	SVDS0-3="0"	0.95	1.05	1.15	V	
		SVDS0-3="1"	1.05	1.10	1.15	V	
		SVDS0-3="2"	1.10	1.15	1.20	V	
		SVDS0-3="3"	1.15	1.20	1.25	V	
		SVDS0-3="4"	1.20	1.25	1.30	V	
		SVDS0-3="5"	1.25	1.30	1.35	V	
		SVDS0-3="6"	1.35	1.40	1.45	V	
		SVDS0-3="7"	1.55	1.60	1.65	V	
		SVDS0-3="8"	1.90	1.95	2.00	V	
		SVDS0-3="9"	1.95	2.00	2.05	V	
		SVDS0-3="10"	2.00	2.05	2.10	V	
		SVDS0-3="11"	2.05	2.10	2.15	V	
		SVDS0-3="12"	2.15	2.20	2.25	V	
		SVDS0-3="13"	2.25	2.30	2.35	V	
		SVDS0-3="14"	2.45	2.50	2.55	V	
		SVDS0-3="15"	2.55	2.60	2.65	V	
SVD circuit response time	t _{SVD}				100	μS	
Current consumption	I _{OP}	During HALT	32.768kHz		1.22	1.54	μA
		Normal mode	76.8kHz		1.76	2.13	μA
		LCD power OFF	153.6kHz		3.48	4.36	μA
		During HALT	32.768kHz		1.88	2.19	μA
		Normal mode *1	76.8kHz		2.42	2.75	μA
		LCD power ON	153.6kHz		4.13	5.00	μA
		During HALT	32.768kHz		4.06	4.75	μA
		Doubler mode (VDD=1.2V) *1	76.8kHz		5.33	6.08	μA
		LCD power ON	153.6kHz		8.88	10.55	μA
		During HALT	32.768kHz		1.31	1.50	μA
		Halver mode (VDD=3.0V) *1	76.8kHz		1.70	1.87	μA
		LCD power ON	153.6kHz		2.50	2.83	μA
		During execution	32.768kHz		5.33	5.83	μA
		Normal mode *1	76.8kHz		10.75	11.09	μA
		LCD power ON	153.6kHz		20.83	22.30	μA
During execution		400kHz (CR oscillation)			87.50	90.00	μA
		32.768kHz			11.17	12.33	μA
		76.8kHz			20.90	21.00	μA
		153.6kHz			41.70	45.00	μA
During execution		400kHz (CR oscillation)			175.0	177.5	μA
		32.768kHz			3.17	3.33	μA
		76.8kHz			6.00	6.15	μA
		153.6kHz			11.1	11.7	μA

*1: No panel load. The SVD circuit is OFF.

E0C63B08

● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, fosc1=32.768kHz, C_G=25pF, C_D=built-in, Ta=25°C)


Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Oscillation start voltage	V _{STA}	t _{STA} ≤3sec (V _{DD})		1.1			V
Oscillation stop voltage	V _{STP}	t _{STP} ≤10sec (V _{DD})	Normal mode	1.1			V
			Doubler mode	0.9			V
Built-in capacitance (drain)	C _D	Including the parasitic capacity inside the IC (in chip)			14		pF
Frequency/voltage deviation	∂f/∂V	V _{DD} =0.9 to 3.6V	with VDC switching			10	ppm
			without VDC switching			5	ppm
Frequency/IC deviation	∂f/∂IC			-10		10	ppm
Frequency adjustment range	∂f/∂C _G	C _G =5 to 25pF	32.768kHz	30	40		ppm
			76.8kHz	20	25		ppm
			153.6kHz	8	10		ppm
Harmonic oscillation start voltage	V _{HHO}	C _G =5pF (V _{DD})		3.6			V
Permitted leak resistance	R _{LEAK}	Between OSC1 and V _{DD} , V _{SS}		200			MΩ

OSC3 CR oscillation circuit

(Unless otherwise specified: V_{DD}=3.0V, V_{SS}=0V, R_{CR}=120kΩ, Ta=25°C)

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	f _{OSC3}			-30	310kHz	30	%
Oscillation start voltage	V _{STA}	Normal mode	(V _{DD})	2.2			V
		Doubler mode	(V _{DD})	0.9			V
Oscillation start time	t _{STA}	V _{DD} =2.2 to 3.6V (Doubler mode: V _{DD} =0.9 to 2.2V)				3	mS
Oscillation stop voltage	V _{STP}	Normal mode	(V _{DD})	2.2			V
		Doubler mode	(V _{DD})	0.9			V

■ BASIC EXTERNAL CONNECTION DIAGRAM




X'tal	Crystal oscillator	32.768 kHz/76.8 kHz/153.6 kHz, C1 (Max.) = 34 kΩ
CgX	Trimmer capacitor	5–25 pF
R _{CR}	Resistor for CR oscillation	120 kΩ (Max. 400 kHz)
C1–C5	Capacitor	0.2 μF
C ₆ , C ₇	Capacitor	0.4 μF
C _P	Capacitor	3.3 μF

Note: The above table is simply an example, and is not guaranteed to work.

E0C63B08

■ PACKAGE DIMENSIONS

Plastic QFP15-100pin



Unit: mm

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>

