

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER

E0C63P466 Technical Hardware



SEIKO EPSON CORPORATION

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

MS-DOS and Windows95/98 are registered trademarks of Microsoft Corporation, U.S.A. PC/AT and IBM are registered trademarks of International Business Machines Corporation, U.S.A. The flash technology in this product is licensed from Silicon Storage Technology Inc. in the U.S.A. All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.

CONTENTS

CHAPTER 1	O U2	TLINE		1
	1.1	Features		
	1.2	Block Diagram		
	1.3	Pin Layout Diagram		
	1.4	Pin Description	4	
	1.5	Mask Option		
CHAPTER 2	Pov	ver Supply and Initial Reset		6
	2.1	Power Supply 2.1.1 Voltage <vd1> for oscillation circuit 2.1.2 Voltage <vc1-vc5> for LCD driving</vc1-vc5></vd1>	7	
	2.2	Initial Reset	8 8	
	2.3	Test Terminal (\overline{TEST})		
	2.4	Terminals for Flash EEPROM	10	
CHAPTER 3	CP	U, ROM, RAM	i	11
	3.1	CPU		
	3.2	Code ROM		
	3.3	RAM		
	3.4	Data ROM		
CHAPTER 4	Рек	RIPHERAL CIRCUITS AND OPERATION		13
	4.1	Memory Map		
	4.2	Watchdog Timer		
		4.2.1 Configuration of watchdog timer		
		4.2.2 Interrupt function		
		4.2.3 I/O memory of watchdog timer		
	12	4.2.4 Programming notes		
	4.3	Oscillation Circuit		
		4.3.2 OSC1 oscillation circuit		
		4.3.3 OSC3 oscillation circuit		
		4.3.4 Operating voltage	22	
		4.3.5 Switching operating clock		
		4.3.6 Clock frequency and instruction execution time		
		4.3.7 I/O memory of oscillation circuit 4.3.8 Programming notes		
	1 1			
	4.4	Input Ports (K00–K03 and K10–K13) 4.4.1 Configuration of input ports		
		4.4.2 Interrupt function		
		4.4.3 Mask option		
		4.4.4 I/O memory of input ports	27	
		4.4.5 Programming notes	29	

4.5	Output Ports (R00–R03, R10–R13 and R20–R23)
	4.5.1 Configuration of output ports
	4.5.2 Mask option
	4.5.3 High impedance control
	4.5.4 Special output
	4.5.5 I/O memory of output ports
	4.5.6 Programming notes
4.6	<i>I/O Ports (P00–P03, P10–P13 and P20–P23)</i>
4.0	
	4.6.1 Configuration of I/O ports
	4.6.2 Mask option
	4.6.3 I/O control registers and input/output mode
	4.6.4 Pull-up during input mode
	4.6.5 Special outputs (CL, FR)
	4.6.6 I/O memory of I/O ports
	4.6.7 Programming notes
4.7	LCD Driver (COM0–COM16, SEG0–SEG59)
	4.7.1 Configuration of LCD driver 43
	4.7.2 Power supply for LCD driving
	4.7.3 Mask option
	4.7.4 LCD display control (ON/OFF) and switching of duty
	4.7.5 Display memory
	4.7.6 LCD contrast adjustment 47
	4.7.7 I/O memory of LCD driver
	4.7.8 Programming notes
4.8	Clock Timer
	4.8.1 Configuration of clock timer
	4.8.2 Data reading and hold function
	4.8.3 Interrupt function
	4.8.4 I/O memory of clock timer
	4.8.5 Programming notes
4.9	Stopwatch Timer
7.7	4.9.1 Configuration of stopwatch timer
	4.9.2 Count-up pattern
	4.9.3 Interrupt function
	4.9.4 I/O memory of stopwatch timer
	4.9.5 Programming notes
4.10	
4.10	Programmable Timer
	4.10.1 Configuration of programmable timer
	4.10.2 Setting of initial value and counting down
	4.10.3 Counter mode
	4.10.4 Setting of input clock in timer mode
	4.10.5 Interrupt function
	4.10.6 Setting of TOUT output
	4.10.7 Transfer rate setting for serial interface
	4.10.8 I/O memory of programmable timer
	4.10.9 Programming notes
4.11	Serial Interface (SIN, SOUT, SCLK, SRDY)
	4.11.1 Configuration of serial interface
	4.11.2 Mask option
	4.11.3 Master mode and slave mode of serial interface
	4.11.4 Data input/output and interrupt function
	4.11.5 I/O memory of serial interface
	4.11.6 Programming notes

CONTENTS

	4.12	Sound Generator	
		4.12.1 Configuration of sound generator	
		4.12.2 Mask option	
		4.12.3 Control of buzzer output	
		4.12.4 Setting of buzzer frequency and sound level	
		4.12.5 Digital envelope	
		4.12.6 One-shot output	
		4.12.7 I/O memory of sound generator 4.12.8 Programming notes	
	1 1 2		
	4.13	SVD (Supply Voltage Detection) Circuit	
		4.13.1 Configuration of SVD circuit 4.13.2 Mask option	
		4.13.3 SVD operation	
		4.13.4 I/O memory of SVD circuit	
		4.13.5 Programming notes	
	4.14	Interrupt and HALT	
		4.14.1 Interrupt factor	
		4.14.2 Interrupt mask	
		4.14.3 Interrupt vector	
		4.14.4 I/O memory of interrupt	
		4.14.5 Programming notes	
CHAPTER 5	PR	OM PROGRAMMING AND OPERATING MODE	96
	5.1	Configuration of PROM Programmer	
	5.2	Operating Mode	
	0.2	5.2.1 Normal operation mode	
		5.2.2 Serial programming mode	
		5.2.3 Parallel programming mode	
CHAPTER 6	Dif	FERENCES FROM MASK ROM MODELS	100
	6.1	Mask Option	
	6.2	Power Supply	
	6.3	ROM, RAM	
	6.4	Input/Output Ports and LCD Driver	
	6.5	Oscillation Circuit	
	6.6	SVD Circuit	
CHAPTER 7	SUN	amary of Notes	104
	7.1	Notes for Low Current Consumption	
	7.2	Summary of Notes by Function	
	7.3	Precautions on Mounting	
CHAPTER 8	BAS	SIC EXTERNAL WIRING DIAGRAM	111

CONTENTS

CHAPTER 9	Ele	ctrical Characteristics	113
	9.1	Absolute Maximum Rating	
	9.2	Recommended Operating Conditions	
	9.3	DC Characteristics	
	9.4	Analog Circuit Characteristics and Power Current Consumption	115
	9.5	Oscillation Characteristics	
	9.6	Serial Interface AC Characteristics	
	9.7	Timing Chart	
	9.8	Characteristics Curves (reference value)	120
CHAPTER 10	PAC	KAGE	125
		Plastic Package	
	10.2	Ceramic Package for Test Samples	127
CHAPTER 11	PAD	LAYOUT	129
	11.1	Diagram of Pad Layout	
	11.2	Pad Coordinates	
APPENDIX F	PROM	M Programming	131
		Outline of Writing Tools	
		A.1.1 Universal ROM Writer II	
		A.1.2 Adapter Socket A.1.3 Universal ROM Writer II Control Software	
	A.2	System Environment and Connection	
	11.2	A.2.1 System environment	
		A.2.2 RS-232C settings	
		A.2.3 System connection	
	A.3	PROM Serial Programming Mode	
		A.3.1 Connecting to target board A.3.2 Sample connection diagram in PROM serial programming mode	
		A.3.3 PROM serial programming procedure	
	A.4	PROM Parallel Programming Mode	
		A.4.1 PROM parallel programming procedure	
	A.5	Writing Procedure and PROM Writer Command	143
		A.5.1 Executing HEX63xxx	
		A.5.2 Writing HEX data (PROM programming)	
		A.5.3 PROM writer commands	
		A.5.4 List of commands A.5.5 Error messages	
	A.6	PROM Programming Notes	

CHAPTER 1 OUTLINE

The E0C63P466 is a microcomputer which has a high-performance 4-bit CPU E0C63000 as the core CPU, rewritable ROM (Flash), RAM, dot-matrix LCD driver, serial interface and timers. The E0C63P466 has a built-in large capacity Flash ROM ($16K \times 13$ bits) and RAM ($5K \times 4$ bits) that are compatible with the E0C63454, E0C63458 and E0C63466, it can therefore be used as an MTP (Multi-Time Programming) for program development.

1.1 Features

Core CPU			0			
OSC1 oscillation circuit						
	4 MHz (Max.) ceramic oscillation circuit					
Instruction set			s with all)			
	Addressing mode: 8 type					
Instruction execution time			22 µsec 183 µsec			
	During operation at 4 MI		1 μsec 1.5 μsec			
ROM (Flash) capacity	Code ROM: 1	16,384 words × 13 b	its			
		2,048 words \times 4 bits				
	Programming method: 1		0			
		(exclusive ROM wr	iter is used)			
	0	100 times (Max.)				
RAM capacity	5	5,120 words $ imes$ 4 bits				
		1,020 bits (240 word	$ls \times 4$ bits + 60 $\times 1$ bit)			
Input port	1 1					
Output port	1 1	outs are available *1				
I/O port		outs and 4 serial I/C) are available *1)			
Serial interface		nchronous system)				
LCD driver						
Time base counter	•	*				
Programmable timer	-	, with event counter	r function			
Watchdog timer						
Sound generator	-	*				
Supply voltage detection (SVD) circuit	.1 external voltage detecti	ion level (1.05 V)				
	and 7 internal voltage de	tection levels (2.70	V to 3.30 V)			
External interrupt		2 systems				
Internal interrupt	-	4 systems				
	Stopwatch timer interrup					
	Programmable timer inte					
	Serial interface interrupt:	: 1 system				
Power supply voltage						
Operating temperature range						
Current consumption (Typ.)	Single clock (OSC1: Crystal oscillation):					
	During HALT (32 kHz	(z) $3.0 \text{ V} \pm 10\%$	2.5 μA (LCD OFF)			
		$5.0 \text{ V} \pm 10\%$	3.0 µA (LCD OFF)			
	During operation (32	kHz) 3.0 V ±10%	90 µA			
		$5.0 \text{ V} \pm 10\%$	300 µA			
	Twin clock:					
	During operation (4 N		1 mA			
		5.0 V ±10%	2.3 mA			
Package	. QFP8-144pin (*3), QFP17	7-144pin (plastic *2)	or chip			
*1. Can be selected with software *2.	129 nin nackaga is not availa	blo $*2$, The OED9 1	144 nin naakaga daas not			

*1: Can be selected with software. *2: 128-pin package is not available. *3: The QFP8-144pin package does not support parallel programming using an adapter socket. Only serial programming can be performed.

1.2 Block Diagram





Fig. 1.2.1 Block diagram

QFP8-144pin (Note)



QFP17-144pin

		Pin name													
No.	E0C63458	E0C63466	E0C63P466												
1	SEG13	SEG13	SEG13	37	N.C.	N.C.	RXD	73	N.C.	N.C.	VDDF	109	N.C.	N.C.	RSTOUT
2	SEG12	SEG12	SEG12	38	N.C.	N.C.	TXD	74	SVD	SVD	SVD	110	SEG47	SEG47	SEG47
3	SEG11	SEG11	SEG11	39	R23	R23	R23	75	VCI	VCI	VCI	111	SEG46	SEG46	SEG46
4	SEG10	SEG10	SEG10	40	R22	R22	R22	76	Vc2	VC2	VC2	112	SEG45	SEG45	SEG45
5	SEG9	SEG9	SEG9	41	R21	R21	R21	77	VC3	VC3	VC3	113	SEG44	SEG44	SEG44
6	SEG8	SEG8	SEG8	42	R20	R20	R20	78	VC4	VC4	VC4	114	SEG43	SEG43	SEG43
7	SEG7	SEG7	SEG7	43	R13	R13	R13	79	Vc5	Vc5	Vc5	115	SEG42	SEG42	SEG42
8	SEG6	SEG6	SEG6	44	R12	R12	R12	80	CF	CF	CF	116	SEG41	SEG41	SEG41
9	SEG5	SEG5	SEG5	45	R11	R11	R11	81	CE	CE	CE	117	SEG40	SEG40	SEG40
10	SEG4	SEG4	SEG4	46	R10	R10	R10	82	CD	CD	CD	118	SEG39	SEG39	SEG39
11	SEG3	SEG3	SEG3	47	R03	R03	R03	83	CC	CC	CC	119	SEG38	SEG38	SEG38
12	SEG2	SEG2	SEG2	48	R02	R02	R02	84	CB	CB	CB	120	SEG37	SEG37	SEG37
13	SEG1	SEG1	SEG1	49	R01	R01	R01	85	CA	CA	CA	121	SEG36	SEG36	SEG36
14	SEG0	SEG0	SEG0	50	R00	R00	R00	86	COM8	COM8	COM8	122	SEG35	SEG35	SEG35
15	COM7	COM7	COM7	51	P23	P23	P23	87	COM9	COM9	COM9	123	SEG34	SEG34	SEG34
16	COM6	COM6	COM6	52	P22	P22	P22	88	COM10	COM10	COM10	124	SEG33	SEG33	SEG33
17	COM5	COM5	COM5	53	P21	P21	P21	89	COM11	COM11	COM11	125	SEG32	SEG32	SEG32
18	COM4	COM4	COM4	54	P20	P20	P20	90	COM12	COM12	COM12	126	SEG31	SEG31	SEG31
19	N.C.	N.C.	N.C.	55	P13	P13	P13	91	COM13	COM13	COM13	127	SEG30	SEG30	SEG30
20	COM3	COM3	COM3	56	P12	P12	P12	92	COM14	COM14	COM14	128	SEG29	SEG29	SEG29
21	COM2	COM2	COM2	57	P11	P11	P11	93	COM15	COM15	COM15	129	SEG28	SEG28	SEG28
22	COM1	COM1	COM1	58	P10	P10	P10	94	COM16	COM16	COM16	130	SEG27	SEG27	SEG27
23	COM0	COM0	COM0	59	P03	P03	P03	95	SEG59	SEG59	SEG59	131	SEG26	SEG26	SEG26
24	BZ	BZ	BZ	60	P02	P02	P02	96	SEG58	SEG58	SEG58	132	SEG25	SEG25	SEG25
25	Vss	Vss	Vss	61	P01	P01	P01	97	SEG57	SEG57	SEG57	133	SEG24	SEG24	SEG24
26	OSC1	OSC1	OSC1	62	P00	P00	P00	98	SEG56	SEG56	SEG56	134	SEG23	SEG23	SEG23
27	OSC2	OSC2	OSC2	63	K13	K13	K13	99	SEG55	SEG55	SEG55	135	SEG22	SEG22	SEG22
28	VD1	VDI	VDI	64	K12	K12	K12	100	SEG54	SEG54	SEG54	136	SEG21	SEG21	SEG21
29	OSC3	OSC3	OSC3	65	K11	K11	K11	101	SEG53	SEG53	SEG53	137	SEG20	SEG20	SEG20
30	OSC4	OSC4	OSC4	66	K10	K10	K10	102	SEG52	SEG52	SEG52	138	SEG19	SEG19	SEG19
31	Vdd	Vdd	Vdd	67	K03	K03	K03	103	SEG51	SEG51	SEG51	139	SEG18	SEG18	SEG18
32	RESET	RESET	RESET	68	K02	K02	K02	104	SEG50	SEG50	SEG50	140	SEG17	SEG17	SEG17
33	TEST	TEST	TEST	69	K01	K01	K01	105	SEG49	SEG49	SEG49	141	SEG16	SEG16	SEG16
34	VREF	VREF	VREF	70	K00	K00	K00	106	SEG48	SEG48	SEG48	142	SEG15	SEG15	SEG15
35	N.C.	N.C.	CLKIN	71	N.C.	N.C.	SPRG	107	N.C.	N.C.	VEPEXT	143	SEG14	SEG14	SEG14
36	N.C.	N.C.	SCLK	72	N.C.	N.C.	N.C.	108	N.C.	N.C.	N.C.	144	N.C.	N.C.	N.C.

Fig. 1.3.1 Pin layout diagram

Notes: • The pin layout diagram of the both package is same.

• The QFP8-144pin package does not support parallel programming using an adapter socket. Only serial programming can be performed.

1.4 Pin Description

Pin name	Pin No.	In/Out	Function
VDD	31	_	Power (+) supply pin
Vss	25	_	Power (–) supply pin
V _{D1}	28	_	Oscillation/internal logic system regulated voltage output pin
VC1–VC5	75–79	_	LCD system power supply pin (1/4 bias generated internally)
Vref	34	0	LCD system power supply testing pin
CA–CF	85-80	_	LCD system boosting/reducing capacitor connecting pin
OSC1	26	Ι	Crystal oscillation input pin
OSC2	27	0	Crystal oscillation output pin
OSC3	29	Ι	Ceramic oscillation input pin
OSC4	30	0	Ceramic oscillation output pin
K00-K03	70–67	Ι	Input port
K10, K11	66,65	Ι	Input port
K12	64	Ι	Input port
K13	63	Ι	Input port
P00-P03	62–59	I/O	I/O port
P10-P13	58–55	I/O	I/O port (switching to serial I/F input/output is possible by software)
P20	54	I/O	I/O port
P21	53	I/O	I/O port
P22	52	I/O	I/O port (switching to CL signal output is possible by software)
P23	51	I/O	I/O port (switching to FR signal output is possible by software)
R00	50	0	Output port
R01	49	0	Output port
R02	48	0	Output port(switching to TOUT signal output is possible by software)
R03	47	0	Output port(switching to FOUT signal output is possible by software)
R10-R13	46–43	0	Output port
R20-R23	42–39	0	Output port
COM0, COM1	23,22	0	LCD common output pin
COM2–COM14	21,20,18-15,86-92		(1/8, 1/16, 1/17 duty can be selected by software)
COM15, COM16	93,94		
SEG0-SEG59	14-1,143-110,106-95	0	LCD segment output pin
BZ	24	0	Sound output pin
SVD	74	Ι	SVD external voltage input pin
RESET	32	Ι	Initial reset input pin
TEST	33	Ι	Testing input pin
TXD	38	0	Serial data output pin for Flash programming
RXD	37	Ι	Serial data input pin for Flash programming
SCLK	36	I/O	Serial clock input/output pin for Flash programming
CLKIN	35	Ι	Clock input pin for Flash programming
SPRG	71	Ι	Flash programming control pin
RSTOUT	109	0	Flash test pin (N.C. in normal operation)
VDDF	73	_	Flash power (+) supply pin (connect to VDD in normal operation)
VEPEXT	107	I/O	Flash test pin (N.C. in normal operation)

Table 1.4.1 Pin description

1.5 Mask Option

The mask options provided for the E0C63454/63458/63466 are fixed as follows in the E0C63P466, so they cannot be selected.

Mask option		Setting	
OSC1 oscillation circuit		Crystal oscillation (32.768 kHz)	
OSC3 oscillation circuit		Use <ceramic> or Not use</ceramic>	
Multiple key entry reset combinati	on	Not use	
Multiple key entry reset time author	orization	Not use	
Input port pull-up resistor	K00	With pull-up resistor	
	K01	With pull-up resistor	
	K02	With pull-up resistor	
	K03	With pull-up resistor	
	K10	With pull-up resistor	
	K11	With pull-up resistor	
	K12	With pull-up resistor	
	K13	With pull-up resistor	
Output port specification	R00	Complementary	
	R01	Complementary	
	R02	Complementary	
	R03	Complementary	
	R1x	Complementary	
	R2x	Complementary	
I/O port specification	P0x	Complementary	
	P1x	Complementary	
	P20	Complementary	
	P21	Complementary	
	P22	Complementary	
	P23	Complementary	
I/O port pull-up resistor	P0x	With pull-up resistor	
	P1x	With pull-up resistor	
	P20	With pull-up resistor	
	P21	With pull-up resistor	
P		With pull-up resistor	
P23		With pull-up resistor	
LCD drive power		Internal power supply	
Serial interface polarity		Negative polarity	
SVD circuit external voltage detec		Use	
Sound generator buzzer output spe	ecification	Positive polarity	

Table 1.5.1 E0C63P466 mask option configuration

CHAPTER 2 Power Supply and Initial Reset

2.1 Power Supply

The E0C63P466 operating power voltage is as follows:

Table 2.1.1 Operating power voltage						
Operating mode Operating power voltage						
MCU normal operation mode	2.7 V–5.5 V					
PROM programming mode	5.0 V ±10%					

The E0C63P466 operates by applying a single power supply within the above range between VDD/VDDF and Vss. The E0C63P466 generates the voltage necessary for all the internal circuits by the built-in power supply circuits shown in Table 2.1.2. Supply the same voltage level as VDD to the VDDF terminal from outside the IC.

Table 2.1.2	Power suppl	y circuits
-------------	-------------	------------

Circuit	Power supply circuit	Output voltage
Oscillation circuit	Oscillation system voltage regulator	VD1
LCD driver	LCD system voltage circuit	VC1–VC5

Notes: • Do not drive external loads with the output voltage from the internal power supply circuits.

- The internal LCD system voltage circuit (1/4 bias) is always used in the E0C63P466, connect between Vc3 and Vc2 terminals.
- See Chapter 9, "Electrical Characteristics", for voltage values and drive capability.




Fig. 2.1.1 Configuration of power supply

2.1.1 Voltage <VD1> for oscillation circuit

VD1 is the operating voltage for the oscillation circuit, and is generated by the oscillation system voltage regulator for stabilizing the oscillation.

In the E0C63454/63458/63466, it is necessary to switch the VD1 voltage level according to the oscillation circuit and operating frequency by controlling the voltage regulator. In the E0C63P466, the VD1 voltage level is fixed, so software control for switching the VD1 level does not affect the actual output voltage. Refer to Chapter 6, "Differences from Mask ROM Models", for details.

2.1.2 Voltage <VC1-VC5> for LCD driving

VC1–VC5 are the LCD drive voltages generated by the LCD system voltage circuit. The built-in LCD system voltage circuit generates four voltages (1/4 bias) VC1, VC2, VC4 and VC5 (excluding VC3). These four output voltages can only be supplied to the externally expanded LCD driver.

The LCD system voltage circuit generates VC1 or VC2 with the voltage regulator built-in, and generates three other voltages by boosting or reducing the voltage of VC1 or VC2. Table 2.1.2.1 shows the VC1, VC2, VC4 and VC5 voltage values and boost/reduce status.

	0	
LCD drive voltage	Vc1 standard	Vc2 standard
Vc1 (0.975–1.2 V)	VC1 (regulated)	$1/2 \times V_{C2}$
Vc2 (1.950-2.4 V)	$2 \times V_{C1}$	VC2 (regulated)
Vc4 (2.925-3.6 V)	3 × Vc1	$3/2 \times V_{C2}$
Vc5 (3.900-4.8 V)	$4 \times V_{C1}$	$2 \times V_{C2}$

Table 2.1.2.1 LCD drive voltage when generated internally

Note: The LCD drive voltage can be adjusted by the software (see Section 4.7.6). Values in the above table are typical values.

Either the VC1 or VC2 used for the standard is selected according to the supply voltage by the software. In the E0C63P466, either can be selected regardless of the supply voltage level since the minimum operating voltage is 2.7 V.

The VC2 standard improves the display quality and reduces current consumption, note, however, the VC1 standard must be set in the mask ROM model if the power supply voltage VDD is 2.6 V or less. Refer to Section 4.7, "LCD Driver", for control of the LCD drive voltage.

2.2 Initial Reset

To initialize the E0C63P466 circuits, initial reset must be executed. The E0C63P466 supports the initial reset factor below.

External initial reset by the RESET terminal

When the power is turned on, be sure to initialize using the reset function. It is not guaranteed that the circuits are initialized by only turning the power on.

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Reset terminal (RESET)

Initial reset can be executed externally by setting the reset terminal to a low level (VSS). After that the initial reset is released by setting the reset terminal to a high level (VDD) and the CPU starts operation. The reset input signal is maintained by the RS latch and becomes the internal initial reset signal. The RS latch is designed to be released by a 2 Hz signal (high) that is divided by the OSC1 clock. Therefore in normal operation, a maximum of 250 msec (when fOSC1 = 32.768 kHz) is needed until the internal initial reset is released after the reset terminal goes to high level. Be sure to maintain a reset input of 0.1 msec or more.

However, when turning the power on, the reset terminal should be set at a low level as in the timing shown in Figure 2.2.1.1.




Fig. 2.2.1.1 Initial reset at power on

The reset terminal should be set to $0.1 \cdot \text{VDD}$ or less (low level) until the supply voltage becomes 2.7 V or more. After that, a level of $0.5 \cdot \text{VDD}$ or less should be maintained more than 2.0 msec.

In the E0C63P466, a low level input to the reset terminal initializes some analog circuits as well as the internal logic. At this time, 10 μ A or more current is consumed as the bias current.

2.2.2 Internal register at initial resetting

Initial reset initializes the CPU as shown in Table 2.2.2.1.

The registers and flags which are not initialized by initial reset should be initialized in the program if necessary.

In particular, the stack pointers SP1 and SP2 must be set as a pair because all the interrupts including NMI are masked after initial reset until both the SP1 and SP2 stack pointers are set with software. When data is written to the EXT register, the E flag is set and the following instruction will be executed in the extended addressing mode.

If an instruction which does not permit extended operation is used as the following instruction, the operation is not guaranteed. Therefore, do not write data to the EXT register for initialization only. Refer to the "E0C63000 Core CPU Manual" for extended addressing and usable instructions.

	CPU core								
Name	Symbol	Number of bits	Setting value						
Data register A	А	4	Undefined						
Data register B	В	4	Undefined						
Extension register EXT	EXT	8	Undefined						
Index register X	Х	16	Undefined						
Index register Y	Y	16	Undefined						
Program counter	PC	16	0110H						
Stack pointer SP1	SP1	8	Undefined						
Stack pointer SP2	SP2	8	Undefined						
Zero flag	Z	1	Undefined						
Carry flag	С	1	Undefined						
Interrupt flag	Ι	1	0						
Extension flag	Е	1	0						
Queue register	Q	16	Undefined						
	Peripheral	circuits							
Name	Nu	mber of bits	Setting value						
RAM		4	Undefined						
Display memory		4	Undefined						
Other pheripheral circuits		_	*						

Table 2.2.2.1 Initial values

* See Section 4.1, "Memory Map".

2.2.3 Terminal settings at initial resetting

The output port (R) terminals and I/O port (P) terminals are shared with special output terminals and input/output terminals of the serial interface. These functions are selected by the software. At initial reset, these terminals are set to the general purpose output port terminals and I/O port terminals. Set them according to the system in the initial routine. In addition, take care of the initial status of output terminals when designing a system.

Table 2.2.3.1 shows the list of the shared terminal settings.

Terminal	Terminal status		Special	output	Seria	al I/F	
name	at initial reset	TOUT	FOUT	CL	FR	Master	Slave
R00	R00 (High output)						
R01	R01 (High output)						
R02	R02 (High output)	TOUT					
R03	R03 (High output)		FOUT				
R10-R13	R10–R13 (High output)						
R20-R23	R20–R23 (High output)						
P00-P03	P00-P03 (Input & Pull-up)						
P10	P10 (Input & Pull-up)					SIN(I)	SIN(I)
P11	P11 (Input & Pull-up)					SOUT(O)	SOUT(O)
P12	P12 (Input & Pull-up)					SCLK(O)	SCLK(I)
P13	P13 (Input & Pull-up)						SRDY(O)
P20	P20 (Input & Pull-up)						
P21	P21 (Input & Pull-up)						
P22	P22 (Input & Pull-up)			CL			
P23	P23 (Input & Pull-up)				FR		

Table 2.2.3.1 List of shared terminal settings

For setting procedure of the functions, see explanations for each of the peripheral circuits.

2.3 Test Terminal (\overline{TEST})

This is the terminal used for the factory inspection of the IC. During normal operation, connect the $\overline{\text{TEST}}$ terminal to VDD.

2.4 Terminals for Flash EEPROM

The E0C63P466 has the following terminals used for writing data to the Flash EEPROM and for factory testing.

VDDF: Power supply (+) terminal for Flash EEPROM

SPRG: Flash EEPROM programming control terminal

SCLK: Clock input/output terminal for Flash EEPROM serial programming

RXD: Data input terminal for Flash EEPROM serial programming

TXD: Data output terminal for Flash EEPROM serial programming

CLKIN: Flash EEPROM write-control clock input terminal

RSTOUT: Test-signal monitor terminal

VEPEXT: Test-signal monitor terminal

The above terminals should be set up according to the operating mode. Refer to Chapter 5, "PROM Programmer and Operating Mode", for details.

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The E0C63P466 has a 4-bit core CPU E0C63000 built-in as its CPU part. Refer to the "E0C63000 Core CPU Manual" for the E0C63000.

Note: The SLP instruction cannot be used because the SLEEP operation is not assumed in the E0C63P466.

3.2 Code ROM

The built-in code ROM is a Flash ROM for loading programs, and has a capacity of 16,384 steps \times 13 bits. The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program area of the E0C63P466 is step 0000H to step 3FFFH. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0104H–010EH, respectively.




Fig. 3.2.1 Configuration of code ROM

3.3 RAM

The RAM is a data memory for storing various kinds of data, and has a capacity of $5,120 \text{ words} \times 4 \text{ bits}$. The RAM area is assigned to addresses 0000H to 13FFH on the data memory map. Addresses 0100H to 01FFH are 4-bit/16-bit data accessible areas and in other areas it is only possible to access 4-bit data. When programming, keep the following points in mind.


- (1) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (2) The E0C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the E0C63P466 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

CHAPTER 3: CPU, ROM, RAM

(3) Subroutine calls use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1). Interrupts use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1) and 1 word (for F register evacuation) in the stack area for 4-bit data.



3.4 Data ROM

The data ROM is a Flash ROM for loading various static data such as a character generator, and has a capacity of 2,048 words \times 4 bits. The data ROM is assigned to addresses 8000H to 87FFH on the data memory map, and the data can be read using the same data memory access instructions as the RAM.

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

The peripheral circuits of E0C63P466 (timer, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.

4.1 Memory Map

The E0C63P466 data memory consists of 5,120-word RAM, 2,048-word data ROM, 1,020-bit display memory and 67-word peripheral I/O memory. Figure 4.1.1 shows the overall memory map of the E0C63P466, and Tables 4.1.1(a)–(e) the peripheral circuits' (I/O space) memory maps.




Fig. 4.1.1 Memory map

Note: Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the display memory area and the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to Section 4.7.5, "Display memory", for the display memory, and the I/O memory maps shown in Tables 4.1.1 (a)–(e) for the peripheral I/O area.

		Rea	ister						(p(rr00n-rr51n)	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	CLKCHG	OSCC	0	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch	
FF00H	CLKCHG	USCC	0	VDC	OSCC	0	On	Off	OSC3 oscillation On/Off	
110011	R/	w	R	R/W	0 *3	_ *2			Unused	
			Ň	10.00	VDC	0	1	0	CPU operating voltage switch	
	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			SVD criteria voltage setting [SVDS3–0] 0 1 2 3 4 5 6 7	
FF04H					SVDS2 SVDS1	0 0			Voltage(V) 1.05(Ext)	
		R	/W		SVDS1 SVDS0	0			[SVDS3-0] 8 9 10 11 12 13 14 15	
					0 *3	_ *2			⊥ Voltage(V) – – 2.80 2.90 3.00 3.10 3.20 3.30 Unused	
	0	0	SVDDT	SVDON	0 *3	_ *2			Unused	
FF05H			1		SVDDT	0	Low	Normal	SVD evaluation data	
		R		R/W	SVDON	0	On	Off	SVD circuit On/Off	
	FOUTE	0	50501	50500	FOUTE	0	Enable	Disable	FOUT output enable	
FF06H	FOUTE	0	FOFQ1	FOFQ0	0 *3	_ *2			Unused	
FFUOR	R/W	R	р	W	FOFQ1	0			FOUT [FOFQ1, 0] 0 1 2 3	
	R/W	ĸ	R/	/vv	FOFQ0	0			selection Frequency fosci/64 fosci/8 fosci fosca	
	0	0	WDEN	WDRST	0 *3	_ *2			Unused	
FF07H		•	WDEN	WDIG1	0 *3	_ *2		<u>.</u>	Unused	
	F	2	R/W	w	WDEN	1	Enable	Disable	Watchdog timer enable	
					WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)	
	SIK03	SIK02	SIK01	SIK00	SIK03 SIK02	0 0	Enable Enable	Disable Disable		
FF20H					SIK02	0	Enable	Disable	K00-K03 interrupt selection register	
		R	W/W		SIKO	0	Enable	Disable		
					K03	- *2	High	Low		
	K03	K02	K01	K00	K02	_ *2	High	Low		
FF21H					K01	_ *2	High	Low	K00–K03 input port data	
		I	2		K00	- *2	High	Low		
	KCP03	KCD02	KCD01	KCP00	KCP03	1	Ţ	<u> </u>		
FF22H	KCP03	KCP02	KCP01	KCP00	KCP02	1		ſ	K00–K03 input comparison register	
112211		R	/W		KCP01	1	Ţ	Ī		
				1	KCP00	1	<u>+</u>	<u> </u>		
	SIK13	SIK12	SIK11	SIK10	SIK13 SIK12	0 0	Enable Enable	Disable Disable		
FF24H					SIK12	0	Enable	Disable	K10-K13 interrupt selection register	
		R	W/W		SIK10	0	Enable	Disable		
					K13	- *2	High	Low		
	K13	K12	K11	K10	K12	_ *2	High	Low		
FF25H				1	K11	_ *2	High	Low	K10–K13 input port data	
		ł	2		K10	- *2	High	Low		
	KCP13	KCP12	KCP11	KCD10	KCP13	1	┍╸┙	1		
FF26H	KCP13	KUP 12	KCPTT	KCP10	KCP12	1	Ţ	ſ	K10–K13 input comparison register	
112011		R	/W		KCP11	1	Ţ			
					KCP10	1	<u> </u>	_ <u>_</u>		
					R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)	
	R03HIZ	R02HIZ	R01HIZ	R00HIZ		0	Lliah 7	Output	FOUT output high impedance control (FOUTE=1) R02 output high impedance control (PTOUT=0)	
FF30H					R02HIZ	0	High-Z	Output	TOUT output high impedance control (PTOUT=0)	
		Л	/W		R01HIZ	0	High-Z	Output	R01 output high impedance control	
		R	٧V		R00HIZ	0	High-Z	Output	R00 output high impedance control	
					R03	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used	
	R03	R02	R01	R00	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used	
FF31H				1	R01	1	High	Low	R01 output port data	
		R	W		R00	1	High	Low	R00 output port data	

Table 4.1.1	(a)	I/0	memorv	тар	(FF00H-	FF31H)
100000 11111	(0)			monp	1	

Remarks

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	R1HIZ	0 *3	- *2			Unused
FF32H		Ū	0	KIIIIZ	0 *3	_ *2			Unused
		R		R/W	0 *3	_ *2	11.1.7	<u></u>	Unused
					R1HIZ	0	High-Z	Output	R1 output high impedance control
	R13	R12	R11	R10	R13	1 1	High	Low	
FF33H					R12 R11	1	High High	Low Low	R10-R13 output port data
		R/	W		R10	1	High	Low	
					0 *3	_ *2	riigii	LOW	Unused
	0	0	0	R2HIZ	0 *3	_ *2			Unused
FF34H					0 *3	_ *2			Unused
		R		R/W	R2HIZ	0	High-Z	Output	R2 output high impedance control
	500	500	Dat	5.00	R23	1	High	Low	7
FEOELL	R23	R22	R21	R20	R22	1	High	Low	P20 P22 output nort data
FF35H					R21	1	High	Low	R20–R23 output port data
		R/	VV		R20	1	High	Low	
	IOC03	IOC02	IOC01	10C00	IOC03	0	Output	Input	7
FF40H	10003	10002	10001	10000	IOC02	0	Output	Input	P00-P03 I/O control register
114011		R/	w		IOC01	0	Output	Input	
			**		IOC00	0	Output	Input	
	PUL03	PUL02	PUL01	PUL00	PUL03	1	On	Off	
FF41H	. 0200	. 0202		. 0200	PUL02	1	On	Off	P00–P03 pull-up control register
		R/	W		PUL01	1	On	Off	
					PUL00 P03	1 _ *2	On	Off Low	
	P03	P02	P01	P00	P03	- *2 - *2	High High	Low	
FF42H					P02	_ *2	High	Low	P00–P03 I/O port data
		R/	W		P00	_ *2	High	Low	
					IOC13	0	Output	Input	P13 I/O control register
								P • •	functions as a general-purpose register when SIF (slave) is selected
	IOC13	IOC12	I0C11	IOC10	IOC12	0	Output	Input	P12 I/O control register (ESIF=0)
FEAALL							-		functions as a general-purpose register when SIF is selected
FF44H					10C11	0	Output	Input	P11 I/O control register (ESIF=0)
		R/	14/						functions as a general-purpose register when SIF is selected
		K/	vv		IOC10	0	Output	Input	P10 I/O control register (ESIF=0)
									functions as a general-purpose register when SIF is selected
					PUL13	1	On	Off	P13 pull-up control register
	011112	12					-		functions as a general-purpose register when SIF (slave) is selected
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)
									functions as a general-purpose register when SIF (master) is selected
FF45H				•	PUL11	1	On	Off	SCLK (I) pull-up control register when SIF (slave) is selected
					PULII	1	UII		P11 pull-up control register (ESIF=0) functions as a general-purpose register when SIF is selected
		R/W			PUL10	1	On	Off	P10 pull-up control register (ESIF=0)
					FULIU	1	UII		SIN pull-up control register when SIF is selected
					P13	_ *2	High	Low	P13 I/O port data
						_		LUW	functions as a general-purpose register when SIF (slave) is selected
	P13	P12	P11	P10	P12	_ *2	High	Low	P12 I/O port data (ESIF=0)
							5	2.511	functions as a general-purpose register when SIF is selected
FF46H		1		1	P11	_ *2	High	Low	P11 I/O port data (ESIF=0)
							5		functions as a general-purpose register when SIF is selected
		R/	W		P10	- *2	High	Low	P10 I/O port data (ESIF=0)
									functions as a general-purpose register when SIF is selected

Table 4.1.1 (b) I/O memory map (FF32H–FF46H)

A -1 -1		Reg	ister						2
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					IOC23	0	Output	Input	P23 I/O control register (EXLCDC=0)
	IOC23	IOC22	IOC21	IOC20					functions as a general-purpose register when FR output is selected
FF48H					IOC22	0	Output	Input	P22 I/O control register (EXLCDC=0)
114011									functions as a general-purpose register when CL output is selected
		R/	W/W		IOC21	0	Output	Input	P21 I/O control register
					IOC20	0	Output	Input	P20 I/O control register
					PUL23	1	On	Off	P23 pull-up control register (EXLCDC=0)
	PUL23	PUL22	PUL22 PUL21 PUL20						functions as a general-purpose register when FR output is selected
FF49H					PUL22	1	On	Off	P22 pull-up control register (EXLCDC=0)
									functions as a general-purpose register when CL output is selected
		R/	W/W		PUL21	1	On	Off	P21 pull-up control register
					PUL20	1	On	Off	P20 pull-up control register
					P23	- *2	High	Low	P23 I/O port data (EXLCDC=0)
	P23	P22	P21	P20					functions as a general-purpose register when FR output is selected
FF4AH					P22	_ *2	High	Low	P22 I/O port data (EXLCDC=0)
									functions as a general-purpose register when CL output is selected
		R/	W/W		P21	_ *2	High	Low	P21 I/O port data
					P20	_ *2	High	Low	P20 I/O port data
		LDUTYO	ИССНС.	LPWR	LDUTY1	0			$\Box LCD drive duty \qquad [LDUTY1, 0] 0 1 2, 3$
FF60H	LUOITT	LDOTTO	Veene		LDUTY0	0			」 switch Duty 1/17 1/16 1/8
		P	/W		VCCHG	0	VC2	Vc1	LCD regulated voltage switch
					LPWR	0	On	Off	LCD power On/Off
	5.4 0.5 0				EXLCDC	0	Enable	Disable	Expanded LCD driver signal control
	EXLCDC	ALOFF	ALON	LPAGE	ALOFF	1	All Off	Normal	LCD all OFF control
FF61H					ALON	0	All On	Normal	LCD all ON control
		R/W			LPAGE	0	F100-F177	F000-F077	· · · · · · · · · · · · · · · · · · ·
								functions as a general-purpose register when 1/16, 1/17 duty is selected	
	LC3	LC2	LC1	LC0	LC3	- *2			LCD contrast adjustment
FF62H					LC2	_ *2			[LC3–0] 0 – 15 Contrast Light – Dark
-		R/W		LC1	_ *2			Contrast Light – Dark	
					LC0	- *2	1	0.5	
	ENRTM	ENRST	ENON	BZE	ENRTM ENRST*3	0	1 sec	0.5 sec	Envelope releasing time
FF6CH					ENON	Reset 0	Reset On	Invalid Off	Envelope reset (writing) Envelope On/Off
	R/W	W	R/	W	BZE	0	Enable	Disable	Buzzer output enable
					0 *3	_ *2	LIIADIE	DISADIC	Unused
	0	BZSTP	BZSHT	SHTPW	BZSTP*3	0	Stop	Invalid	1-shot buzzer stop (writing)
FF6DH					BZSHT	0	Trigger	Invalid	1-shot buzzer trigger (writing)
					DESITI	0	Busy	Ready	1-shot buzzer status (reading)
	R	W	R/	W	SHTPW	0	· ·	31.25 msec	1-shot buzzer pulse width setting
					0 *3	_ *2	120 11300	01.2011.500	Unused
	0	BZFQ2	BZFQ1	BZFQ0	BZFQ2	0			Buzzer [BZFQ2, 1, 0] 0 1 2 3 Frequency (Hz) 4096.0 3276.8 2730.7 2340.6
FF6EH					BZFQ1	0			
	R		R/W		BZFQ0	0			$\begin{bmatrix} \text{Irequency} & [\text{BZFQ2}, 1, 0] & 4 & 5 & 6 & 7 \\ \text{selection} & \text{Frequency} (\text{Hz}) 2048.0 & 1638.4 & 1365.3 & 1170.3 \end{bmatrix}$
					0 *3	_ *2			Unused
	0	BDTY2	BDTY1	BDTY0	BDTY2	0			7
FF6FH			1		BDTY1	0			Buzzer signal duty ratio selection
	R	R R/W			BDTYO	0			(refer to main manual)
					0 *3	- *2			Unused
	0	0	SCTRG	ESIF	0 *3	_ *2			Unused
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)
	.	`	-				Run	Stop	Serial I/F clock status (reading)
	•	2	^{R/}	W	ESIF	0	SIF	1/0	Serial I/F enable (P1 port function selection)
					SDP	0	MSB first	LSB first	
	SDP	SCPS	SCS1	SCS0	SCPS	0			Serial I/E clock phase selection [SCS1, 0] 0 1
FF71H		1	1		SCS1	0			Clock Slave PI
		R/	W/W		SCS0	0			
	L				3030	0			- clock mode selection Clock OSCI/2 OSCI

Table 4.1.1 (c) I/O	memory map	(FF48H-	FF71H)
---------------------	------------	---------	--------

Register	
Address D3 D2 D1 D0 Name Init *1 1 0	Comment
SD3 SD2 SD1 SD0 SD3 -*2 High Low MSB	
FE72H SD2 -*2 High Low Serial L/E transmit	/receive data (low-order 4 bits)
SD1 -*2 High Low South Production R/W SD0 -*2 High Low LSB	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
SD7 SD6 SD5 SD4 SD6 -*2 High Low	
FF73H SD5 -*2 High Low Serial I/F transmit/	/receive data (high-order 4 bits)
R/W SD4 -*2 High Low LSB	
0 0 TMRST TMRUN 0*3 -*2 Unused	
FF78H 0*3 -*2 Unused	
R W R/W IMRS1*3 Reset Reset Invalid Clock timer reset (wr	0.
IN W INW TMRUN 0 Run Stop Clock timer Run/Stop Image: Market State S	*
TM3 TM2 TM1 TM0 TM2 0 Clock timer data (10 Clock timer data (32	
FF79H TM1 0 Clock timer data (64	
R TM0 0 Clock timer data (128	
That That TM7 0 Clock timer data (1 H	łz)
FF7AH TM6 TM5 TM4 TM6 0 Clock timer data (2 F	dz)
R IM5 0 Clock timer data (4 F	
IM4 0 Clock timer data (8 F	Iz)
0 0 SWRST SWRUN 0*3 -*2 Unused Unused	
FF7CH SWRST*3 Reset Reset Invalid Stopwatch timer rese	et (writing)
R W R/W SWRUN 0 Run Stop Stopwatch timer Run	
SWD3 0	
SWD3 SWD2 SWD1 SWD0 SWD2 0 Stopwatch timer da	ata
FF7DH SWD1 0 R SWD1 0	
SWD7 SWD6 SWD5 SWD4 SWD7 0	
FF7EH SWD6 0 Stopwatch timer da	ata
SWD5 0 BCD (1/10 sec) R SWD4 0 0	
0*3 - *2 Unused	
0 EVCNT FCSEL PLPOL EVCNT 0 Event ct. Timer Timer 0 counter mod	le selection
FFC0H FCSEL 0 With NR No NR Timer 0 function sele	ection (for event counter mode)
	ty selection (for event counter mode)
CHSEL PTOUT CKSEL1 CKSEL0 DTOUT 0 Timer0 TOUT output channe	
FEC1H PIOUT 0 On On TOUT output control	
R/W CKSEL1 0 OSC3 OSC1 Prescaler 1 source cld CKSEL0 0 OSC3 OSC1 Prescaler 0 source cld	
PTPS01 0	[PTPS01, 00] 0 1 2 3
PTPS01 PTPS00 PTRST0 PTRUN0 PTPS00 0 division ratio	Division ratio 1/1 1/4 1/32 1/256
PTRST0*3 - *2 Reset Invalid Timer 0 reset (reload	I)
R/W W R/W PTRUNO 0 Run Stop Timer 0 Run/Stop	
PTPS11 PTPS10 PTRST1 PTRUN1 PTPS10 0 PTPS11 0 PTPS10 PTRST1 PTRUN1	[PTPS11, 10] 0 1 2 3
PIPSI0 0 J selection	Division ratio 1/1 1/4 1/32 1/256
PIRSTING - *2 Reset Invalid Timer Treset (reload	.)
Item Item Item PTRUN1 0 Run Stop Timer 1 Run/Stop RLD03 0 MSB	
RLD03 RLD02 RLD01 RLD00 RLD02 0	
RLD01 0 Programmable tim	ner 0 reload data (low-order 4 bits)
R/W RLD00 0 LSB	
RLD07 RLD06 RLD05 RLD04 RLD07 0 MSB	
FEC5H RLD06 0 Programmable tim	her 0 reload data (high-order 4 bits)
RLD05 0	
RLD04 0 LSB	
RLD13 RLD12 RLD11 RLD10 RLD13 0 MSB	
RLD11 0 Programmable tim	ner 1 reload data (low-order 4 bits)
R/W RLD10 0	
RLD17 0 SB	
FEC.7H RLD17 RLD16 RLD15 RLD14 RLD16 0 Programmable tim	er 1 reload data (high-order 4 hits)
	ner 1 reload data (high-order 4 bits)

Table 4.1.1 (d) I/O memory map (FF72H–FFC7H)

Address Register Comment D3 D2 D1 D0 Name Init *1 1 0 Comment FFC8H PTD03 PTD02 PTD01 PTD00 PTD02 0 MSB Programmable timer 0 data (low-or LSB FFC9H PTD07 PTD06 PTD05 0 PTD07 0 MSB FFC9H PTD07 PTD06 PTD05 0 PTD07 0 Programmable timer 0 data (high-or Comment)	
FFC8H PTD03 PTD02 PTD01 PTD00 PTD02 0 PTD02 0 PTD02 Programmable timer 0 data (low-o LSB FFC8H PTD07 PTD06 PTD05 PTD04 PTD07 0 PTD06 0 MSB FFC9H PTD07 PTD06 PTD04 PTD07 0 PTD06 0 MSB	order 4 bits)
FFC8H PTD02 0 Programmable timer 0 data (low-origon construction) R PTD00 0 LSB PTD07 PTD06 PTD07 0 PTD07 PTD05 PTD04 PTD06 0	order 4 bits)
PTD07 PTD06 PTD05 PTD04 PTD07 0 LSB FECOH PTD07 PTD06 PTD04 PTD07 0 MSB	
PTD07 PTD06 PTD05 PTD04 PTD07 0 PTD06 0 0 0 0	
FECOH PTD07 PTD06 PTD05 PTD04 PTD06 0 Programmable timer 0 data (high-	
ECOH Programmable timer () data (high-	
	order 4 bits)
R PTD04 0 LSB	
PTD13 0 MSB	
FFCAH PTD12 PTD11 PTD10 PTD12 0 Programmable timer 1 data (low-o	order 4 hite)
	fider 4 bits)
PTD17 PTD16 PTD15 PTD14 PTD17 0 MSB	
FFCBH PTD16 PTD16 0 Programmable timer 1 data (high-	order 4 bits)
R PTD14 0 LSB	
0 *3 - *2 Unused	
0 0 EIPT1 EIPT0 $0*3$ $-*2$ Unused	
FFE2H EIPT1 0 Enable Mask Interrupt mask register (Programmab	ble timer 1)
R R/W EIPTO 0 Enable Mask Interrupt mask register (Programmab	ble timer 0)
0 0 0 EISIF 0 +3 - +2 Unused	
FFE3H Unused	
P DAW 0^{*3} $-^{*2}$ Unused	
EISIF U Eliable Mask Interrupt mask register (Serial I/F)	
0 0 0 EIK0 0*3 -*2 Unused Unused	
FFE4H 0 *3 - *2 Unused Unused 0 *3 - *2 Unused	
R R/W EIKO 0 Enable Mask Interrupt mask register (K00–K03)	
0 *3 - *2 Unused	
0 0 0 EIK1 0*3 -*2 Unused	
FFE5H 0 *3 - *2 Unused	
R R/W EIK1 0 Enable Mask Interrupt mask register (K10–K13)	
EIT3 EIT2 EIT1 EIT0 EIT3 0 Enable Mask Interrupt mask register (Clock timer	
EFE6H EI12 0 Enable Mask Interrupt mask register (Clock time -	
EIII 0 Enable Mask Interrupt mask register (Clock time)	
0*3 - *2 Unused	54 116)
0 0 EISW1 EISW10 $0*3 - *2$ Unused	
FFE7H EISW1 0 Enable Mask Interrupt mask register (Stopwatch ti	mer 1 Hz)
R R/W EISW10 0 Enable Mask Interrupt mask register (Stopwatch ti	
0 0 IPT1 IPT0 0+3 -+2 (R) (R) Unused	
FFE2H U*3 -*2 Yes NO Unused	
P PAN IPI1 0 (W) (W) Interrupt factor flag (Programmable f	
IPTU U Resei Invalid Interrupt factor hag (Programmable	timer 0)
0 0 0 ISIF 0 *3 - *2 (R) (R) Unused	
FFF3H 0 *3 - *2 (W) (W) Unused	
R R/W ISIF 0 Reset Invalid Interrupt factor flag (Serial I/F)	
0 *3 - *2 (R) (R) Unused	
0 0 0 1K0 0*3 - *2 Yes No Unused	
D D D D D D D D D D	
IKU U Reset Invalid Interrupt factor flag (K00–K03)	
0 0	
U*3 -*2 Yes No Unused	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
IT3 0 (R) Interrupt factor flag (Clock timer 1 H	(z)
IT3 IT2 IT1 IT0 IT2 0 Yes No Interrupt factor flag (Clock timer 2 H	
FFF6H III 0 (W) Interrupt factor flag (Clock timer 8 H	
R/W ITO 0 Reset Invalid Interrupt factor flag (Clock timer 32	
0 ×3 -*2 (R) (R) Unused	
FFF7H 0 0 ISW1 ISW10 0*3 -*2 Yes No Unused	
P PM ISWI 0 (W) Interrupt factor flag (Stopwatch time	
ISW10 0 Reset Invalid Interrupt factor flag (Stopwatch time	er 10 Hz)

Table 4.1.1	(e)	I/O memory map	(FFC8H-	FFF7H)
-------------	-----	----------------	---------	--------

4.2 Watchdog Timer

4.2.1 Configuration of watchdog timer

The E0C63P466 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software. The watchdog timer must be reset cyclically by the software while it operates. If the watchdog timer is not reset in at least 3–4 seconds, it generates a non-maskable interrupt (NMI) to the CPU. Figure 4.2.1.1 is the block diagram of the watchdog timer.




Fig. 4.2.1.1 Watchdog timer block diagram

The watchdog timer contains a 10-bit binary counter, and generates the non-maskable interrupt when the last stage of the counter (0.25 Hz) overflows.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine. The watchdog timer operates in the HALT mode. If a HALT status continues for 3–4 seconds, the non-maskable interrupt releases the HALT status.

4.2.2 Interrupt function

If the watchdog timer is not reset periodically, the non-maskable interrupt (NMI) is generated to the core CPU. Since this interrupt cannot be masked, it is accepted even in the interrupt disable status (I flag = "0"). However, it is not accepted when the CPU is in the interrupt mask state until SP1 and SP2 are set as a pair, such as after initial reset or during re-setting the stack pointer. The interrupt vector of NMI is assigned to 0100H in the program memory.

4.2.3 I/O memory of watchdog timer

Table 4.2.3.1 shows the I/O address and control bits for the watchdog timer.

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	WDEN	WDDGT	0 *3	- *2			Unused
FF0711	0	0	WDEN	WDRST	0 *3	_ *2			Unused
FF07H	-		-		WDEN	1	Enable	Disable	Watchdog timer enable
	F	۲.	R/W	W	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)

Table 4.2.3.1 Control bits of watchdog timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

WDEN: Watchdog timer enable register (FF07H•D1)

Selects whether the watchdog timer is used (enabled) or not (disabled).

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the WDEN register, the watchdog timer starts count operation. When "0" is written, the watchdog timer does not count and does not generate the interrupt (NMI). At initial reset, this register is set to "1".

WDRST: Watchdog timer reset (FF07H•D0)

Resets the watchdog timer.

When "1" is written: Watchdog timer is reset When "0" is written: No operation Reading: Always "0"

When "1" is written to WDRST, the watchdog timer is reset and restarts immediately after that. When "0" is written, no operation results.

This bit is dedicated for writing, and is always "0" for reading.

4.2.4 Programming notes

(1) When the watchdog timer is being used, the software must reset it within 3-second cycles.

(2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

4.3 Oscillation Circuit

4.3.1 Configuration of oscillation circuit

The E0C63P466 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock to the CPU and peripheral circuits. OSC3 is a ceramic oscillation circuit. When processing with the E0C63P466 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3 by software. Figure 4.3.1.1 is the block diagram of this oscillation system.





Fig. 4.3.1.1 Oscillation system block diagram

4.3.2 OSC1 oscillation circuit

The OSC1 oscillation circuit generates the main clock for the CPU and the peripheral circuits. The oscillator type is a crystal oscillation circuit and the oscillation frequency is 32.768 kHz (Typ.). Figure 4.3.2.1 is the block diagram of the OSC1 oscillation circuit.



As shown in Figure 4.3.2.1, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) of 32.768 kHz (Typ.) between the OSC1 and OSC2 terminals and the trimmer capacitor (CGX) between the OSC1 and Vss terminals

4.3.3 OSC3 oscillation circuit

The E0C63P466 has built-in the OSC3 oscillation circuit that generates the CPU's sub-clock (Max. 4 MHz) for high speed operation and the source clock for peripheral circuits needing a high speed clock (programmable timer, FOUT output). The oscillator type is a ceramic oscillation circuit and a ceramic oscillator and two capacitors (gate and drain capacitance) are required.

Figure 4.3.3.1 is the block diagram of the OSC3 oscillation circuit.




Fig. 4.3.3.1 OSC3 oscillation circuit

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Oscillation Circuit)

As shown in Figure 4.3.3.1, the ceramic oscillation circuit can be configured by connecting the ceramic oscillator (Max. 4 MHz) between the OSC3 and OSC4 terminals, capacitor CGC between the OSC3 and OSC4 terminals, and capacitor CDC between the OSC4 and Vss terminals. For both CGC and CDC, connect capacitors that are about 30 pF. To reduce current consumption of the OSC3 oscillation circuit, oscillation can be stopped by the software (OSCC register).

When the OSC3 oscillation circuit is not used, leave the OSC3 and OSC4 terminals open.

4.3.4 Operating voltage

The E0C63P466 generates the VD1 voltage internally for the OSC1 oscillation circuit in order to stabilize oscillation. In the E0C63P466, the VD1 voltage is used only for the OSC1 oscillation circuit and the voltage level is fixed at 1.85±0.3 V.

Therefore, setting of the VDC register (FF00H•D0) required in the mask ROM model is invalidated and does not affect the VD1 voltage level. However, note that the VDC register value affects the CPU clock switch control.

When using the E0C63P466 as a development tool for the E0C63454/63458/63466, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

Furthermore, internal logic circuits of the E0C63P466 except for the OSC1 oscillation circuit operate with the source voltage supplied between the VDD and VSS terminal.

4.3.5 Switching operating clock

The CPU system clock is switched to OSC1 or OSC3 by software (CLKCHG register).

When using OSC3 as the CPU system clock, first turn the OSC3 oscillation ON and then switch the clock after waiting 5 msec or more for oscillation stabilization.

When switching from OSC3 to OSC1, turn the OSC3 oscillation circuit OFF after switching the clock.

$OSC1 \rightarrow OSC3$

1. Set OSCC to "1" (OSC3 oscillation ON).

$OSC3 \rightarrow OSC1$

- 1. Set CLKCHG to "0" (OSC3 \rightarrow OSC1).
- 2. Set OSCC to "0" (OSC3 oscillation OFF).

- 2. Maintain 5 msec or more.
- 3. Set CLKCHG to "1" (OSC1 \rightarrow OSC3).

4.3.6 Clock frequency and instruction execution time

Table 4.3.6.1 shows the instruction execution time according to each frequency of the system clock.

 Table 4.3.6.1 Clock frequency and instruction execution time

Clock froquency	Instruc	ction execution time	(µsec)
Clock frequency	1-cycle instruction	2-cycle instruction	3-cycle instruction
OSC1: 32.768 kHz	61	122	183
OSC3: 4 MHz	0.5	1	1.5

4.3.7 I/O memory of oscillation circuit

Table 4.3.7.1 shows the I/O address and the control bits for the oscillation circuit.

Address	Register								Commont
	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	CLKCHG	OSCC	0	VDC	CLKCHG	0	OSC3	OSC1	CPU clock switch
FF00H					OSCC	0	On	Off	OSC3 oscillation On/Off
	R/W		R	R/W	0 *3	_ *2			Unused
					VDC	0	1	0	CPU operating voltage switch

Table 4.3.7.1 Control bits of oscillation circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

VDC: CPU operating voltage switching register (FF00H•D0)

In the E0C63P466, the value set in this register does not affect the VD1 voltage level. However, note that the register value affects the CLKCHG register that switches the CPU clock.

When using the E0C63P466 as a development tool for the E0C63454/63458/63466, switch the operating voltage using this register according to the control sequence of the model (refer to the "Technical Manual").

At initial reset, this register is set to "0".

OSCC: OSC3 oscillation control register (FF00H•D2)

Controls oscillation ON/OFF for the OSC3 oscillation circuit.

When "1" is written: OSC3 oscillation ON When "0" is written: OSC3 oscillation OFF Reading: Valid

When it is necessary to operate the CPU at high speed, set OSCC to "1". At other times, set it to "0" to reduce current consumption.

At initial reset, this register is set to "0".

CLKCHG: CPU system clock switching register (FF00H•D3)

The CPU's operation clock is selected with this register.

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected Reading: Valid

When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0".

After turning the OSC3 oscillation ON (OSCC = "1"), switching of the clock should be done after waiting 5 msec or more.

When VDC is set to "0" and when OSC3 oscillation is OFF (OSCC = "0"), setting of CLKCHG = "1" becomes invalid and switching to OSC3 is not performed.

At initial reset, this register is set to "0".

4.3.8 Programming notes

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) In the E0C63P466, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0".

When using the E0C63P466 as a development tool for the E0C63454/63458/63466, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

4.4 Input Ports (K00–K03 and K10–K13)

4.4.1 Configuration of input ports

The E0C63P466 has eight bits of general-purpose input ports. Each of the input port terminals (K00–K03, K10–K13) provides a pull-up resistor.

Figure 4.4.1.1 shows the configuration of the input port.




Fig. 4.4.1.1 Configuration of input port

4.4.2 Interrupt function

All eight bits of the input ports (K00–K03, K10–K13) provide the interrupt function. The conditions for issuing an interrupt can be set by the software. Further, whether to mask the interrupt function can be selected by the software.

Figure 4.4.2.1 shows the configuration of K00-K03 (K10-K13) interrupt circuit.




Fig. 4.4.2.1 Input interrupt circuit configuration

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports)

The interrupt selection register (SIK) and input comparison register (KCP) are individually set for the input ports K00–K03 and K10–K13, and can specify the terminals for generating interrupt and interrupt timing.

The interrupt selection registers (SIK00–SIK03, SIK10–SIK13) select what input of K00–K03 and K10–K13 to use for the interrupt. Writing "1" into an interrupt selection register incorporates that input port into the interrupt generation conditions. The changing the input port where the interrupt selection register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can select that the interrupt be generated at the rising edge of the input or that it be generated at the falling edge according to the set value of the input comparison registers (KCP00–KCP03, KCP10–KCP13).

By setting these two conditions, the interrupt for K00–K03 or K10–K13 is generated when input ports in which an interrupt has been enabled by the input selection registers and the contents of the input comparison registers have been changed from matching to no matching.

The interrupt mask registers (EIK0, EIK1) enable the interrupt mask to be selected for K00–K03 and K10–K13.

When the interrupt is generated, the interrupt factor flag (IK0, IK1) is set to "1".

Figure 4.4.2.2 shows an example of an interrupt for K00–K03.




Fig. 4.4.2.2 Example of interrupt of K00–K03

K00 interrupt is disabled by the interrupt selection register (SIK00), so that an interrupt does not occur at (2). At (3), K03 changes to "0"; the data of the terminals that are interrupt enabled no longer match the data of the input comparison registers, so that interrupt occurs. As already explained, the condition for the interrupt to occur is the change in the port data and contents of the input comparison registers from matching to no matching. Hence, in (4), when the no matching status changes to another no matching status, an interrupt does not occur. Further, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.

4.4.3 Mask option

In the E0C63P466, the input port specification is fixed at "Input with pull-up resistor".

4.4.4 I/O memory of input ports

Table 4.4.4.1 shows the I/O addresses and the control bits for the input ports.

Address		Reg	ister						Commont	
Address	D3 D2		D1	D0	Name	Name Init *1 1 0	Comment			
FF20H	SIK03	SIK02	SIK01	SIK00	SIK03	0	Enable	Disable	7	
	31K03	JIKUZ	SIKUT		SIK02	0	Enable	Disable	K00–K03 interrupt selection register	
	R/W				SIK01	0	Enable	Disable	100 Hop metrup: Selection register	
					SIK00	0	Enable	Disable		
FF21H	K03	K02	K01	коо	K03	_ *2	High	Low	7	
	RUJ	ROZ	RUT	KUU	K02	_ *2	High	Low	K00–K03 input port data	
		ſ	R		K01	- *2	High	Low		
					K00	_ *2	High	Low		
	KCP03	KCP02	KCP01	KCP00	KCP03	1	-	1		
FF22H	KCI 05	NOT DE		KCI 00	KCP02	1	-	Ţ	K00-K03 input comparison register	
		R	W		KCP01	1	<u> </u>		r r r s	
					KCP00	1	_ t			
	SIK13	SIK12	SIK11	SIK10	SIK13	0	Enable	Disable		
FF24H					SIK12	0	Enable	Disable	K10-K13 interrupt selection register	
	R/W				SIK11	0	Enable	Disable		
					SIK10	0	Enable	Disable		
	K13	K12	K11	К10	K13	_ *2 _ *2	High	Low		
FF25H					K12	- *2 - *2	High	Low	K10–K13 input port data	
	R				K11 K10	- *2 - *2	High	Low Low		
					KTU KCP13	- *2	High			
	KCP13	KCP12	KCP11	KCP10	KCP13 KCP12	1				
FF26H	R/W				KCP11	1			K10-K13 input comparison register	
					KCP10	1	7	f		
					0 *3	- *2			Unused	
	0	0	0	EIK0	0 *3	_ *2			Unused	
FFE4H					0 *3	_ *2			Unused	
	R			R/W	EIKO	0	Enable	Mask	Interrupt mask register (K00–K03)	
					0 *3	_ *2			Unused	
	0	0	0	EIK1	0 *3	_ *2			Unused	
FFE5H			1		0 *3	- *2			Unused	
	R			R/W	EIK1	0	Enable	Mask	Interrupt mask register (K10-K13)	
FFF4H	0		0	IK0	0 *3	_ *2	(R)	(R)	Unused	
		0			0 *3	- *2	Yes	No	Unused	
				R/W	0 *3	_ *2	(W)	(W)	Unused	
	R		IK0		0	Reset	Invalid	Interrupt factor flag (K00-K03)		
	0	0	0	11/1	0 *3	- *2	(R)	(R)	Unused	
FFF5H	0	0	0	IK1	0 *3	_ *2	Yes	No	Unused	
				DAM	0 *3	_ *2	(W)	(W)	Unused	
	R			R/W	IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)	

Table 4.4.4.1 Control bits of input ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

K00–K03: K0 port input port data (FF21H) K10–K13: K1 port input port data (FF25H)

Input data of the input port terminals can be read with these registers.

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The reading is "1" when the terminal voltage of the eight bits of the input ports (K00–K03, K10–K13) goes high (VDD), and "0" when the voltage goes low (Vss).

These bits are dedicated for reading, so writing cannot be done.

SIK00–SIK03: K0 port interrupt selection register (FF20H) SIK10–SIK13: K1 port interrupt selection register (FF24H)

Selects the ports to be used for the K00–K03 and K10–K13 input interrupts.

When "1" is written: Enable When "0" is written: Disable Reading: Valid

Enables the interrupt for the input ports (K00–K03, K10–K13) for which "1" has been written into the interrupt selection registers (SIK00–SIK03, SIK10–SIK13). The input port set for "0" does not affect the interrupt generation condition.

At initial reset, these registers are set to "0".

KCP00–KCP03: K0 port input comparison register (FF22H) KCP10–KCP13: K1 port input comparison register (FF26H)

Interrupt conditions for terminals K00-K03 and K10-K13 can be set with these registers.

When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid

The interrupt conditions can be set for the rising or falling edge of input for each of the eight bits (K00–K03 and K10–K13), through the input comparison registers (KCP00–KCP03 and KCP10–KCP13). For KCP00–KCP03, a comparison is done only with the ports that are enabled by the interrupt among K00–K03 by means of the SIK00–SIK03 registers. For KCP10–KCP13, a comparison is done only with the ports that are enabled by the interrupt among K10–K13 by means of the SIK10–SIK13 registers. At initial reset, these registers are set to "1".

EIK0: K0 input interrupt mask register (FFE4H•D0) EIK1: K1 input interrupt mask register (FFE5H•D0)

Masking the interrupt of the input port can be selected with these registers.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

With these registers, masking of the input port interrupt can be selected for each of the two systems (K00–K03, K10–K13).

At initial reset, these registers are set to "0".

IK0: K0 input interrupt factor flag (FFF4H•D0) IK1: K1 input interrupt factor flag (FFF5H•D0)

These flags indicate the occurrence of input interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IK0 and IK1 are associated with K00–K03 and K10–K13, respectively. From the status of these flags, the software can decide whether an input interrupt has occurred.

The interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting. However, the interrupt does not occur to the CPU when the interrupt is masked. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.4.5 Programming notes

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 330 k Ω

- (2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.5 Output Ports (R00–R03, R10–R13 and R20–R23)

4.5.1 Configuration of output ports

The E0C63P466 has 12 bits of general output ports. The output specification of each output port is fixed at complementary output. Figure 4.5.1.1 shows the configuration of the output port.




Fig. 4.5.1.1 Configuration of output port

The R02 and R03 output terminals are shared with special output terminals (TOUT, FOUT), and this function is selected by the software. At initial reset, these are all set to the general purpose output port. Table 4.5.1.1 shows the setting of the output terminals by function selection.

	0	5 1		
Terminal	Terminal status	Special output		
name	at initial reset	TOUT	FOUT	
R00	R00 (High output)	R00	R00	
R01	R01 (High output)	R01	R01	
R02	R02 (High output)	TOUT		
R03	R03 (High output)		FOUT	
R10-R13	R10–R13 (High output)	R10-R13	R10-R13	
R20-R23	R20–R23 (High output)	R20-R23	R20-R23	

Table 4.5.1.1 Function setting of output terminals

When using the output port (R02, R03) as the special output port, the data register must be fixed at "1" and the high impedance control register must be fixed at "0" (data output).

4.5.2 Mask option

In the E0C63P466, output specifications of all the output ports are fixed at complementary output.

4.5.3 High impedance control

The terminal output status of the output ports can be set to a high impedance status. This control is done using the high impedance control registers.

The high impedance control registers are provided to correspond with the output ports as shown below.

High impedance control register	Corresponding output port
R00HIZ	R00 (1-bit)
R01HIZ	R01 (1-bit)
R02HIZ	R02 (1-bit)
R03HIZ	R03 (1-bit)
R1HIZ	R10–R13 (4-bit)
R2HIZ	R20–R23 (4-bit)

When "1" is written to the high impedance control register, the corresponding output port terminal goes into high impedance status. When "0" is written, the port outputs a signal according to the data register.

4.5.4 Special output

In addition to the regular DC output, special output can be selected for the output ports R02 and R03 as shown in Table 4.5.4.1 with the software.

Figure 4.5.4.1 shows the configuration of the R02 and R03 output ports.

		I · · · · · · I · · · I
Terminal	Special output	Output control register
R03	FOUT	FOUTE
R02	TOUT	PTOUT

Table 4.5.4.1 Special output




Fig. 4.5.4.1 Configuration of R02 and R03 output ports

At initial reset, the output port data register is set to "1" and the high impedance control register is set to "0". Consequently, the output terminal goes high (VDD).

When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output). The respective signal should be turned ON and OFF using the special output control register.

- Notes: Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected.
 - Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).

• TOUT (R02)

The R02 terminal can output a TOUT signal.

The TOUT signal is the clock that is output from the programmable timer, and can be used to provide a clock signal to an external device.

To output the TOUT signal, fix the R02 register at "1" and the R02HIZ register at "0", and turn the signal ON and OFF using the PTOUT register. It is, however, necessary to control the programmable timer.

Refer to Section 4.10, "Programmable Timer" for details of the programmable timer.

Note: A hazard may occur when the TOUT signal is turned ON and OFF.

Figure 4.5.4.2 shows the output waveform of the TOUT signal.




Fig. 4.5.4.2 Output waveform of TOUT signal

• FOUT (R03)

The R03 terminal can output a FOUT signal.

The FOUT signal is a clock (fOSC1 or fOSC3) that is output from the oscillation circuit or a clock that the fOSC1 clock has divided in the internal circuit, and can be used to provide a clock signal to an external device.

To output the FOUT signal, fix the R03 register at "1" and the R03HIZ register at "0", and turn the signal ON and OFF using the FOUTE register.

The frequency of the output clock may be selected from among 4 types shown in Table 4.5.4.2 by setting the FOFQ0 and FOFQ1 registers.

FOFQ1	FOFQ0	Clock frequency
1	1	fosc3
1	0	fosc1
0	1	$fosc1 \times 1/8$
0	0	$fosc1 \times 1/64$

Table 4.5.4.2 FOUT clock frequency

fosc1: Clock that is output from the OSC1 oscillation circuit fosc3: Clock that is output from the OSC3 oscillation circuit

When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

Note: A hazard may occur when the FOUT signal is turned ON and OFF.

Figure 4.5.4.3 shows the output waveform of the FOUT signal.

R03HIZ register		Fix at "0"	
R03 register		Fix at "1"	
FOUTE register	"0"	"1"	"0"
FOUT output		أسسسسسس	
Fig 151	2 0.	tout way form of FOUT signal	

Fig. 4.5.4.3 Output waveform of FOUT signal

4.5.5 I/O memory of output ports

Table 4.5.5.1 shows the I/O addresses and control bits for the output ports.

Address		Reg	ister						Comment			
Address	D3	D2	D1	D0	Name	Init *1	1	0				
	FOUTE	0	FOFQ1	FOFQ0	FOUTE	0	Enable	Disable	FOUT output enable			
FF06H	FOULE	0	FUFUI	FUFQU	0 *3	- *2			Unused			
	R/W	R	Б	W	FOFQ1	0			FOUT [FOFQ1, 0] 0 1 2 3			
	R/W	R	R	VV	FOFQ0	0			selection Frequency fosc1/64 fosc1/8 fosc1 fosc3			
					R03HIZ	0	High-Z	Output	R03 output high impedance control (FOUTE=0)			
	R03HIZ	R02HIZ	R01HIZ	R00HIZ					FOUT output high impedance control (FOUTE=1)			
FF30H					R02HIZ	0	High-Z	Output	R02 output high impedance control (PTOUT=0)			
FF30H									TOUT output high impedance control (PTOUT=1)			
		R/	W		R01HIZ	0	High-Z	Output	R01 output high impedance control			
					R00HIZ	0	High-Z	Output	R00 output high impedance control			
	R03	R02	R01	R00	R03	1	High	Low	R03 output port data (FOUTE=0) Fix at "1" when FOUT is used			
FF31H	R03	RUZ	RUI	RUU	R02	1	High	Low	R02 output port data (PTOUT=0) Fix at "1" when TOUT is used			
		D	NA/			1	High	Low	R01 output port data			
	R/W			R00	1	High	Low	R00 output port data				
	0	0	0	R1HIZ	0 *3	_ *2			Unused			
FF32H	0	0 0 RTHIZ		KINZ	0 *3	- *2			Unused			
11 3211		R R/W			0 *3	_ *2			Unused			
		ĸ		N/ W	R1HIZ	0	High-Z	Output	R1 output high impedance control			
	R13	R12	R11	R10	R13	1	High	Low	7			
FF33H		1112		ittio	R12	1	High	Low	R10–R13 output port data			
		R/W			R11	1	High	Low	· · · · · · · · · · · · · · · · · · ·			
					R10	1	High	Low	_			
	0	0	0	R2HIZ	0 *3	- *2			Unused			
FF34H			Ŭ		0 *3	_ *2			Unused			
		R		R/W	0 *3	- *2			Unused			
					R2HIZ	0	High-Z	Output	R2 output high impedance control			
	R23	R22	R21	R20	R23	1	High	Low				
FF35H					R22	1	High	Low	R20–R23 output port data			
		R/	w		R21	1	High	Low				
					R20	1	High	Low				
	CHSEL	PTOUT	CKSEL1	CKSELO	CHSEL	0	Timer1	Timer0	TOUT output channel selection			
FFC1H					PTOUT	0	On	Off	TOUT output control			
		R/	w		CKSEL1 CKSEL0	0	OSC3	OSC1	Prescaler 1 source clock selection			
		r\/ W				0	OSC3	OSC1	Prescaler 0 source clock selection			

Table 4.5.5.1 Control bits of output ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

R00HIZ-R03HIZ: R0 port high impedance control register (FF30H)

R1HIZ: R1 port high impedance control register (FF32H•D0)

R2HIZ: R2 port high impedance control register (FF34H•D0)

Controls high impedance output of the output port.

When "1" is written: High impedance When "0" is written: Data output Reading: Valid

By writing "0" to the high impedance control register, the corresponding output terminal outputs according to the data register. When "1" is written, it shifts into high impedance status.

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02HIZ register and the R03HIZ register at "0" (data output).

At initial reset, these registers are set to "0".

R00–R03: R0 output port data register (FF31H) R10–R13: R1 output port data register (FF33H) R20–R23: R2 output port data register (FF35H)

Set the output data for the output ports.

When "1" is written: High level output When "0" is written: Low level output Reading: Valid

The output port terminals output the data written in the corresponding data registers without changing it. When "1" is written to the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (Vss).

When the output ports R02 and R03 are used for special output (TOUT, FOUT), fix the R02 register and the R03 register at "1".

At initial reset, these registers are all set to "1".

FOUTE: FOUT output control register (FF06H•D3)

Controls the FOUT output.

When "1" is written: FOUT output ON When "0" is written: FOUT output OFF Reading: Valid

By writing "1" to the FOUTE register when the R03 register has been set to "1" and the R03HIZ register has been set to "0", an FOUT signal is output from the R03 terminal. When "0" is written, the R03 terminal goes high (VDD).

When using the R03 output port for DC output, fix this register at "0". At initial reset, this register is set to "0".

FOFQ0, FOFQ1: FOUT frequency selection register (FF06H•D0, D1)

Selects a frequency of the FOUT signal.

FOFQ1	FOFQ0	Clock frequency
1	1	fosc3
1	0	fosc1
0	1	$fosc1 \times 1/8$
0	0	$fosc1 \times 1/64$

Table 4.5.5.2 FOUT clock frequency

At initial reset, this register is set to "0".

PTOUT: TOUT output control register (FFC1H•D2)

Controls the TOUT output.

When "1" is written: TOUT output ON When "0" is written: TOUT output OFF Reading: Valid

By writing "1" to the PTOUT register when the R02 register has been set to "1" and the R02HIZ register has been set to "0", the TOUT signal is output from the R02 terminal. When "0" is written, the R02 terminal goes high (VDD).

When using the R02 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

4.5.6 Programming notes

- (1) When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output). Be aware that the output terminal is fixed at a low (VSS) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected. Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

4.6 I/O Ports (P00–P03, P10–P13 and P20–P23)

4.6.1 Configuration of I/O ports

The E0C63P466 has 12 bits of general-purpose I/O ports. Figure 4.6.1.1 shows the configuration of the I/O port.




Fig. 4.6.1.1 Configuration of I/O port

The I/O port terminals P10 to P13 are shared with the serial interface input/output terminals. The P22 and P23 terminals are shared with the special output (CL, FR) terminals. The software can select the function to be used. At initial reset, these are all set to the I/O port.

Table 4.6.1.1 shows the setting of the input/output terminals by function selection.

Tamainal	Terminal status	Specia	loutput	Seria	al I/F
Terminal	at initial reset	CL	FR	Master	Slave
P00-P03	P00-P03 (Input & pull-up)	P00-P03	P00-P03	P00-P03	P00-P03
P10	P10 (Input & pull-up)			SIN(I)	SIN(I)
P11	P11 (Input & pull-up)			SOUT(O)	SOUT(O)
P12	P12 (Input & pull-up)			$\overline{\text{SCLK}}(O)$	SCLK(I)
P13	P13 (Input & pull-up)			P13	SRDY(O)
P20	P20 (Input & pull-up)	P20	P20	P20	P20
P21	P21 (Input & pull-up)	P21	P21	P21	P21
P22	P22 (Input & pull-up)	CL			
P23	P23 (Input & pull-up)		FR		

Table 4.6.1.1 Function setting of input/output terminals

When these ports are used as I/O ports, the ports can be set to either input mode or output mode individually (in 1-bit unit). Modes can be set by writing data to the I/O control registers. Refer to Section 4.11, "Serial Interface", for control of the serial interface.

4.6.2 Mask option

In the E0C63P466, the I/O port specification is fixed at "with pull-up resistor" and "complementary output".

4.6.3 I/O control registers and input/output mode

Input or output mode can be set for the I/O ports by writing data into the corresponding I/O control registers IOCxx.

To set the input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, when the pull-up explained in the following section has been set by software, the input line is pulled up only during this input mode.

To set the output mode, write "1" is to the I/O control register. When an I/O port is set to output mode , it works as an output port, it outputs a high level (VDD) when the port output data is "1", and a low level (VSS) when the port output data is "0".

If perform the read out in each mode; when output mode, the register value is read out, and when input mode, the port value is read out.

At initial reset, the I/O control registers are set to "0", and the I/O ports enter the input mode.

The I/O control registers of the ports that are set as special output or input/output for the serial interface can be used as general purpose registers that do not affect the I/O control. (See Table 4.6.1.1.)

4.6.4 Pull-up during input mode

A pull-up resistor that operates during the input mode is built into each I/O port of the E0C63P466.

The pull-up resistor becomes effective by writing "1" to the pull-up control register PULxx that corresponds to each port, and the input line is pulled up during the input mode. When "0" has been written, no pull-up is done.

At initial reset, the pull-up control registers are set to "1".

The pull-up control registers of the ports, that are set as special output or output for the serial interface, can be used as general purpose registers that do not affect the pull-up control. (See Table 4.6.1.1.) The pull-up control registers of the port, that are set as input for the serial interface, function the same as the I/O port.

4.6.5 Special outputs (CL, FR)

The I/O ports P22 and P23 can be used as special output ports that output CL and FR signals by switching the function with software. Since P22 and P23 are set to I/O port (input mode) at initial reset, when using the special outputs, select the special output function using the EXLCDC register.

The data registers, I/O control registers and pull-up control registers of the ports set in the special output can be used as general purpose registers that do not affect the output.

When "1" is written to the EXLCDC register, P22 is set to the CL output port and P23 is set to the FR output port.

The CL and FR signals are LCD synchronous signal (CL) and LCD flame signal (FR) for externally expanded LCD driver, and are output from the P22 terminal and P23 terminal when the functions are switched by the EXLCDC register.

The following tables show the frequencies of the CL and FR signals.

Tuble 4.0.5.1 CL signul frequency									
OSC1 oscillation frequency	When 1/8 duty is selected	When 1/16 duty is selected	When 1/17 duty is selected						
32.768 kHz	512 Hz	1,024 Hz	1,024 Hz						

Table 1651 CL signal frequency

Table 4.6.5.2 FR signal frequency

OSC1 oscillation	When 1/8 duty	When 1/16 duty	When 1/17 duty
frequency	is selected	is selected	is selected
32.768 kHz	32 Hz	32 Hz	

Refer to Section 4.7, "LCD Driver", for control of the LCD drive duty.

Note: A hazard may occur when the CL signal or FR signal is turned ON or OFF (when the port function is switched).

Figure 4.6.5.1 shows the output waveforms of CL and FR signals.

CL output (P22 terminal)
FR output (P23 terminal)
When 1/17 duty is selected
CL output (P22 terminal)
FR output (P23 terminal)
When 1/16 duty is selected
CL output (P22 terminal)
FR output (P23 terminal)
When 1/8 duty is selected

Fig. 4.6.5.1 Output waveforms of CL and FR signals

4.6.6 I/O memory of I/O ports

Tables 4.6.6.1(a) and (b) show the I/O addresses and the control bits for the I/O ports.

A	Register								
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	10000	10000	10001	10000	IOC03	0	Output	Input	7
FF40H	IOC03	IOC02	IOC01	IOC00	IOC02	0	Output	Input	P00–P03 I/O control register
		D			IOC01	0	Output	Input	100-105 1/0 control register
	R/W				IOC00	0	Output	Input	
	PUL03	PUL02	PUL01	PUL00	PUL03	1	On	Off	
FF41H	PULU3	PULUZ	PULUI	PULUU	PUL02	1	On	Off	P00–P03 pull-up control register
		D			PUL01	1	On	Off	1 00–1 05 puil-up control register
		R/	vv		PUL00	1	On	Off	
	P03	002	D01	DOO	P03	_ *2	High	Low	7
FF42H	P03	P02	P01	P00	P02	- *2	High	Low	P00–P03 I/O port data
114211		D	\A/		P01	_ *2	High	Low	
		R/	vv	-	P00	_ *2	High	Low	
					IOC13	0	Output	Input	P13 I/O control register
	10012	10010	10011	10010					functions as a general-purpose register when SIF (slave) is selected
	IOC13	IOC12	IOC11	IOC10	IOC12	0	Output	Input	P12 I/O control register (ESIF=0)
									functions as a general-purpose register when SIF is selected
FF44H					I0C11	0	Output	Input	P11 I/O control register (ESIF=0)
		D							functions as a general-purpose register when SIF is selected
		R/	vv		IOC10	0	Output	Input	P10 I/O control register (ESIF=0)
									functions as a general-purpose register when SIF is selected
					PUL13	1	On	Off	P13 pull-up control register
									functions as a general-purpose register when SIF (slave) is selected
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)
									functions as a general-purpose register when SIF (master) is selected
FF45H									SCLK (I) pull-up control register when SIF (slave) is selected
					PUL11	1	On	Off	P11 pull-up control register (ESIF=0)
	R/W								functions as a general-purpose register when SIF is selected
		IV.	**		PUL10	1	On	Off	P10 pull-up control register (ESIF=0)
									SIN pull-up control register when SIF is selected
					P13	- *2	High	Low	P13 I/O port data
	540	546							functions as a general-purpose register when SIF (slave) is selected
	P13	P12	P11	P10	P12	_ *2	High	Low	P12 I/O port data (ESIF=0)
									functions as a general-purpose register when SIF is selected
FF46H					P11	_ *2	High	Low	P11 I/O port data (ESIF=0)
		D							functions as a general-purpose register when SIF is selected
		R/	vv		P10	_ *2	High	Low	P10 I/O port data (ESIF=0)
									functions as a general-purpose register when SIF is selected
[IOC23	0	Output	Input	P23 I/O control register (EXLCDC=0)
	IOC23	IOC22	IOC21	IOC20					functions as a general-purpose register when FR output is selected
FF48H					IOC22	0	Output	Input	P22 I/O control register (EXLCDC=0)
									functions as a general-purpose register when CL output is selected
		R/	W		I0C21	0	Output	Input	P21 I/O control register
					IOC20	0	Output	Input	P20 I/O control register
					PUL23	1	On	Off	P23 pull-up control register (EXLCDC=0)
	PUL23	PUL22	PUL21	PUL20					functions as a general-purpose register when FR output is selected
					PUL22	1	On	Off	P22 pull-up control register (EXLCDC=0)
FF49H									functions as a general-purpose register when CL output is selected
		R/	W		PUL21	1	On	Off	P21 pull-up control register
					PUL20	1	On	Off	P20 pull-up control register
					P23	- *2	High	Low	P23 I/O port data (EXLCDC=0)
	P23	P22	P21	P20					functions as a general-purpose register when FR output is selected
FF4AH					P22	_ *2	High	Low	P22 I/O port data (EXLCDC=0)
									functions as a general-purpose register when CL output is selected
		R/	W		P21	_ *2	High	Low	P21 I/O port data
					P20	- *2	High	Low	P20 I/O port data

 Table 4.6.6.1(a)
 Control bits of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports)

Address	Register				Commont				
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					EXLCDC	0	Enable	Disable	Expanded LCD driver signal control
	EXLCDC	ALOFF	ALON	LPAGE	ALOFF	1	All Off	Normal	LCD all OFF control
FF61H					ALON	0	All On	Normal	LCD all ON control
	R/W			LPAGE	0	F100-F177	F000-F077	Display memory area selection (when 1/8 duty is selected)	
			••						functions as a general-purpose register when 1/16, 1/17 duty is selected
					0 *3	- *2			Unused
	0	0	SCTRG	ESIF	0 *3	_ *2			Unused
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)
	F	R		R/W			Run	Stop	Serial I/F clock status (reading)
			10		ESIF	0	SIF	I/O	Serial I/F enable (P1 port function selection)

Table 4.6.6.1(b) Control bits of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

(1) Selection of port function

EXLCDC: Expanded LCD driver signal control register (FF61H•D3)

Sets P22 and P23 to the CL signal and the FR signal output ports.

When "1" is written: CL/FR signal output When "0" is written: I/O port Reading: Valid

When setting P22 to the CL (LCD synchronous signal) output and P23 to the FR (LCD frame signal) output, write "1" to this register and when they are used as I/O ports, write "0".

The CL and FR signals are output from the P22 terminal and P23 terminal immediately after the functions are switched by the EXLCDC register. In this case, the control registers for P22 and P23 can be used as general purpose registers that do not affect the output.

At initial reset, this register is set to "0".

ESIF: Serial interface enable register (FF70H•D0)

Selects function for P10–P13.

When "1" is written: Serial interface input/output port When "0" is written: I/O port Reading: Valid

When using the serial interface, write "1" to this register and when P10–P13 are used as the I/O port, write "0". The configuration of the terminals within P10–P13 that are used for the serial interface is decided by the mode selected with the SCS1 and SCS0 registers (see Section 4.11).

In the slave mode, all the P10–P13 ports are set to the serial interface input/output port. In the master mode, P10–P12 are set to the serial interface input/output port and P13 can be used as the I/O port. At initial reset, this register is set to "0".

(2) I/O port control

P00–P03: P0 I/O port data register (FF42H) P10–P13: P1 I/O port data register (FF46H) P20–P23: P2 I/O port data register (FF4AH)

I/O port data can be read and output data can be set through these registers.

• When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (VSS).

Port data can be written also in the input mode.

• When reading data

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (VSS) the data is "0".

When the PUL register is set to "1", the built-in pull-up resister goes ON during input mode, so that the I/O port terminal is pulled up.

The data registers of the port, which are set for the special output (P22, P23) or input/output of the serial interface (P10–P12 or P10–P13), become general-purpose registers that do not affect the input/output.

Note: When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 330 k Ω

IOC00–IOC03: P0 port I/O control register (FF40H) IOC10–IOC13: P1 port I/O control register (FF44H) IOC20–IOC23: P2 port I/O control register (FF48H)

The input and output modes of the I/O ports are set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input and output modes of the I/O ports are set in 1-bit unit.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these registers are all set to "0", so the I/O ports are in the input mode.

The I/O control registers of the port, which are set for the special output (P22, P23) or input/output of the serial interface (P10–P12 or P10–P13), become general-purpose registers that do not affect the input/ output.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports)

PUL00–PUL03: P0 port pull-up control register (FF41H) PUL10–PUL13: P1 port pull-up control register (FF45H) PUL20–PUL23: P2 port pull-up control register (FF49H)

The pull-up during the input mode are set with these registers.

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

The built-in pull-up resistor which is turned ON during input mode is set to enable in 1-bit units. By writing "1" to the pull-up control register, the corresponding I/O ports are pulled up (during input mode), while writing "0" turns the pull-up function OFF.

At initial reset, these registers are all set to "1", so the pull-up function is set to ON.

The pull-up control registers of the ports that are set as special output or output for the serial interface can be used as general purpose registers that do not affect the pull-up control.

The pull-up control registers of the port that are set as input for the serial interface function the same as the I/O port.

4.6.7 Programming notes

(1) When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 330 k Ω

(2) When special output (CL, FR) has been selected, a hazard may occur when the signal is turned ON or OFF.

4.7 LCD Driver (COM0-COM16, SEG0-SEG59)

4.7.1 Configuration of LCD driver

The E0C63P466 has 17 common terminals (COM0–COM16) and 60 segment terminals (SEG0–SEG59), so that it can drive a dot matrix type LCD with a maximum of 1,020 (60×17) dots.

The driving method is 1/17 duty, 1/16 duty or 1/8 duty dynamic drive with four voltages (1/4 bias), VC1, VC2, VC4 and VC5.

LCD display can be controlled by the software.

4.7.2 Power supply for LCD driving

VC1-VC5 are the LCD drive voltages generated by the LCD system voltage circuit.

The built-in LCD system voltage circuit generates four voltages (1/4 bias) VC1, VC2, VC4 and VC5 except for VC3. These four output voltages can be supplied to the outside only for driving the externally expanded LCD driver.

Turning the LCD system voltage circuit ON or OFF is controlled with the LPWR register. When LPWR is set to "1", the LCD system voltage circuit outputs the LCD drive voltages VC1–VC5 to the LCD driver.

The LCD system voltage circuit generates VC1 or VC2 with the voltage regulator incorporated in itself, and generates three other voltages by boosting or reducing the voltage VC1 or VC2. Table 4.7.2.1 shows the VC1, VC2, VC4 and VC5 voltage values and boost/reduce status.

LCD drive voltage	Vc1 standard	Vc2 standard								
Vc1 (0.975–1.2 V)	VC1 (regulated)	$1/2 \times V_{C2}$								
Vc2 (1.950–2.4 V)	$2 \times V_{C1}$	Vc2 (regulated)								
Vc4 (2.925–3.6 V)	$3 \times V_{C1}$	$3/2 \times V_{C2}$								
Vc5 (3.900–4.8 V)	$4 \times V_{C1}$	$2 \times V_{C2}$								

Table 4.7.2.1 LCD drive voltage when generated internally

Note: The LCD drive voltage can be adjusted by the software (see Section 4.7.6). Values in the table are typical values.

Select either VC1 standard or VC2 standard using the VCCHG register.

When "1" is written to the VCCHG register, VC2 standard is selected and when "0" is written, VC1 standard is selected. At initial reset, VC1 standard (VCCHG = "0") is set.

In the E0C63P466, either can be selected regardless of the supply voltage level since the minimum operating voltage is 2.7 V.

The VC2 standard improves the display quality and reduces current consumption, note, however, the VC1 standard must be set in the mask ROM model (E0C63454/63458/63466) if the power supply voltage VDD is 2.6 V or less. Pay attention when using the E0C63P466 as a development tool for these models.

4.7.3 Mask option

The E0C63P466 generates the LCD drive voltage using the internal power supply circuit and does not allow use of an external power source.

4.7.4 LCD display control (ON/OFF) and switching of duty

(1) Display ON/OFF control

The E0C63P466 incorporates the ALON and ALOFF registers to blink display. When "1" is written to ALON, all the dots go ON, and when "1" is written to ALOFF, all the dots go OFF. At such a time, an ON waveform or an OFF waveform is output from SEG terminals. When "0" is written to these registers, normal display is performed. Furthermore, when "1" is written to both of the ALON and ALOFF, ALON (all ON) has priority over the ALOFF (all OFF).

(2) Switching of drive duty

In the E0C63P466, the drive duty can be set to 1/17, 1/16 or 1/8 by the software. This setting is done using the LDUTY1 and LDUTY0 registers as shown in Table 4.7.4.1.

			~	0
LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number
1	*	1/8	COM0–COM7	480 (60 × 8)
0	1	1/16	COM0-COM15	960 (60 × 16)
0	0	1/17	COM0–COM16	1,020 (60 × 17)

Table 4.7.4.1 LCD drive duty setting

Table 4.7.4.2 shows the frame frequencies corresponding to the OSC1 oscillation frequency and drive duty.

	Table 4.7.4.2	Frame frequency	
OSC1 oscillation frequency	When 1/8 duty is selected	When 1/16 duty is selected	When 1/17 duty is selected
32.768 kHz	32 Hz	32 Hz	30.12 Hz

Figures 4.7.4.1 shows the dynamic drive waveform for 1/4 bias.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)




Fig. 4.7.4.1 Drive waveform for 1/4 bias

4.7.5 Display memory

The display memory is allocated to F000H–F276H in the data memory area and the addresses and the data bits correspond to COM and SEG outputs as shown in Figure 4.7.5.1.




Fig. 4.7.5.1 Correspondence between display memory and LCD dot matrix

When a bit in the display memory is set to "1", the corresponding LCD dot goes ON, and when it is set to "0", the dot goes OFF.

At 1/17 (1/16) duty drive, all data of COM0–COM16 (15) is output.

At 1/8 duty drive, data only corresponding to COM0–COM7 is output. However, since the display memory has capacity for two screens, it is designed so that the memory for COM8–COM15 shown in Figure 4.7.5.1 (b) can also be used as COM0–COM7. Select either F000H–F077H or F100H–F177H for the area to be displayed (to be output from COM0–COM7 terminals) using the LPAGE register. It can switch the screen in an instant.

At initial reset, the data memory content becomes undefined hence, there is need to initialize using the software.

The display memory has read/write capability, and the addresses that have not been used for LCD display can be used as general purpose registers.

Note: When a program that access no memory mounted area (F078H–F0FFH, F178H–F1FFH, F201H, F203H, · · ·, F277H) is made, the operation is not guaranteed.

4.7.6 LCD contrast adjustment

In the E0C63P466, the LCD contrast can be adjusted by the software.

It is realized by controlling the voltages VC1, VC2, VC4 and VC5 output from the LCD system voltage circuit. When these voltages are supplied to the externally expanded LCD driver, the expanded LCD contrast is adjusted at the same time.

The contrast can be adjusted to 16 levels as shown in Table 4.7.6.1. When VCCHG = "0", VC1 is changed within the range from 0.975 V to 1.2 V, and other voltages change according to VC1. When VCCHG = "1", VC2 is changed within the range from 1.950 V to 2.4 V, and other voltages change according to VC2.

		Tuble	1.7.0.1	LCD CO	ninusi
No.	LC3	LC2	LC1	LC0	Contrast
0	0	0	0	0	light
1	0	0	0	1	♠
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	↓
15	1	1	1	1	dark

Table 4.7.6.1 LCD contrast

At room temperature, use setting number 7 or 8 as standard.

Since the contents of LC0–LC3 are undefined at initial reset, initialize it by the software.

4.7.7 I/O memory of LCD driver

Table 4.7.7.1 shows the I/O addresses and the control bits for the LCD driver. Figure 4.7.7.1 shows the display memory map.

A		Reg	ister						Ormant	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
			VICOLIC		LDUTY1	0			\Box LCD drive duty [LDUTY1, 0] 0 1 2, 3	
FECOLI	LDUIYI	LDUIYU	VCCHG	LPWR	LDUTY0	0			switch Duty 1/17 1/16 1/8	
FF60H	R/W		VCCHG	0	Vc2	Vc1	LCD regulated voltage switch			
			LPWR	0	On	Off	LCD power On/Off			
	EXLCDC A				EXLCDC	0	Enable	Disable	Expanded LCD driver signal control	
		EXLCDC	EXLCDC	ALOFF	ALON	LPAGE	ALOFF	1	All Off	Normal
FF61H					ALON	0	All On	Normal	LCD all ON control	
		R/	w		LPAGE	0	F100-F177	F000-F077	Display memory area selection (when 1/8 duty is selected)	
		10							functions as a general-purpose register when 1/16, 1/17 duty is selected	
	1.00	1.00	1.01	1.00	LC3	_ *2			☐ LCD contrast adjustment	
FF62H	LC3	LC2	LC1	LC0	LC2	- *2			[LC3–0] 0 – 15	
	DIV			LC1	_ *2			Contrast Light – Dark		
		R/W				_ *2				

Table 4.7.7.1 LCD driver control bits

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read




Fig. 4.7.7.1 Display memory map

LPWR: LCD power control (ON/OFF) register (FF60H•D0)

Turns the LCD system voltage circuit ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

When "1" is written to the LPWR register, the LCD system voltage circuit goes ON and generates the LCD drive voltage. When "0" is written, all the LCD drive voltages go to VSS level.

It takes about 100 msec for the LCD drive voltage to stabilize after starting up the LCD system voltage circuit by writing "1" to the LPWR register.

At initial reset, this register is set to "0".

VCCHG: LCD regulated voltage switching register (FF60H•D1)

Selects the reference voltage for the LCD drive voltage.

When "1" is written: VC2 When "0" is written: VC1 Reading: Valid

When "1" is written to the VCCHG register, the LCD system voltage circuit generates the LCD drive voltage as VC2 standard. When "0" is written, it becomes VC1 standard.

In the E0C63P466, either can be selected regardless of the supply voltage level since the minimum operating voltage is 2.7 V.

The VC2 standard improves the display quality and reduces current consumption, note, however, the VC1 standard must be set in the mask ROM model (E0C63454/63458/63466) if the power supply voltage VDD is 2.6 V or less. Pay attention when using the E0C63P466 as a development tool for these models. At initial reset, this register is set to "0".

LDUTY0, LDUTY1: LCD drive duty switching register (FF60H•D2, D3)

Selects the LCD drive duty.

				5
LDUTY1	LDUTY0	Drive duty	Common terminal used	Maximum segment number
1	*	1/8	COM0–COM7	480 (60 × 8)
0	1	1/16	COM0-COM15	960 (60×16)
0	0	1/17	COM0-COM16	1,020 (60 × 17)

Table 4.7.7.2 Drive duty setting

At initial reset, this register is set to "0".

ALON: LCD all ON control register (FF61H•D1)

Displays the all LCD dots ON.

When "1" is written: All LCD dots displayed When "0" is written: Normal display Reading: Valid

By writing "1" to the ALON register, all the LCD dots goes ON, and when "0" is written, it returns to normal display.

This function outputs an ON waveform to the SEG terminals, and does not affect the content of the display memory.

ALON has priority over ALOFF.

At initial reset, this register is set to "0".

ALOFF: LCD all OFF control register (FF61H•D2)

Fade outs the all LCD dots.

When "1" is written: All LCD dots fade out When "0" is written: Normal display Reading: Valid

By writing "1" to the ALOFF register, all the LCD dots goes OFF, and when "0" is written, it returns to normal display.

This function outputs an OFF waveform to the SEG terminals, and does not affect the content of the display memory.

At initial reset, this register is set to "0".

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)

LPAGE: LCD display memory selection register (FF61H•D0)

Selects the display memory area at 1/8 duty drive.

When "1" is written: F100H–F177H When "0" is written: F000H–F077H Reading: Valid

By writing "1" to the LPAGE register, the data set in F100H–F177H (the second half of the display memory) is displayed, and when "0" is written, the data set in F000H–F077H (the first half of the display memory) is displayed.

This function is valid only when 1/8 duty is selected, and when 1/16 or 1/17 duty is selected, this register can be used as a general purpose register.

At initial reset, this register is set to "0".

LC3–LC0: LCD contrast adjustment register (FF62H)

Adjusts the LCD contrast.

LC3–LC0 = 0000B light : : LC3–LC0 = 1111B dark

At room temperature, use setting number 7 or 8 as standard. At initial reset, LCO–LC3 are undefined.

4.7.8 Programming notes

- (1) When a program that access no memory mounted area (F078H–F0FFH, F178H–F1FFH, F201H, F203H, ..., F277H) is made, the operation is not guaranteed.
- (2) Because at initial reset, the contents of display memory and LC3–LC0 (LCD contrast) are undefined, there is need to initialize by the software. Furthermore, take care of the registers LPWR and ALOFF because these are set so that the display goes OFF.

4.8 Clock Timer

4.8.1 Configuration of clock timer

The E0C63P466 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, fOSC1 divided clock output from the prescaler. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software. Figure 4.8.1.1 is the block diagram for the clock timer.




Fig. 4.8.1.1 Block diagram for the clock timer

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

4.8.2 Data reading and hold function

The 8 bits timer data are allocated to the address FF79H and FF7AH.

<ff79h></ff79h>	D0: TM0 = 128 Hz	D1: TM1 = 64 Hz	D2: TM2 = 32 Hz	D3: TM3 = 16 Hz
<ff7ah></ff7ah>	D0: TM4 = 8 Hz	D1: TM5 = 4 Hz	D2: TM6 = 2 Hz	D3: TM7 = 1 Hz

Since the clock timer data has been allocated to two addresses, a carry is generated from the low-order data within the count (TM0–TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz). When this carry is generated between the reading of the low-order data and the high-order data, a content combining the two does not become the correct value (the low-order data is read as FFH and the high-order data becomes the value that is counted up 1 from that point).

The high-order data hold function in the E0C63P466 is designed to operate to avoid this. This function temporarily stops the counting up of the high-order data (by carry from the low-order data) at the point where the low-order data has been read and consequently the time during which the high-order data is held is the shorter of the two indicated here following.

- 1. Period until it reads the high-order data.
- 2. 0.48–1.5 msec (Varies due to the read timing.)
- Note: Since the low-order data is not held when the high-order data has previously been read, the loworder data should be read first.

4.8.3 Interrupt function

The clock timer can cause interrupts at the falling edge of 32 Hz, 8 Hz, 2 Hz and 1 Hz signals. Software can set whether to mask any of these frequencies.

Figure 4.8.3.1 is the timing chart of the clock timer.

Address	Bit	Frequency	Clock timer timing chart
	D0	128 Hz	
FEZOLI	D1	64 Hz	
FF79H	D2	32 Hz	
	D3	16 Hz	
	D0	8 Hz	
FFZALL	D1	4 Hz	
FF7AH	D2	2 Hz	
	D3	1 Hz	
32	Iz inter	rupt request	^ + + + + + + + + + + + + + + + + + + +
8	Iz inter	rupt request	$\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$
2	Iz inter	rupt request	↑ ↑
1	Iz inter	rupt request	•

Fig. 4.8.3.1 Timing chart of clock timer

As shown in Figure 4.8.3.1, interrupt is generated at the falling edge of the frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT0, IT1, IT2, IT3) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT0, EIT1, EIT2, EIT3). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

4.8.4 I/O memory of clock timer

Table 4.8.4.1 shows the I/O addresses and the control bits for the clock timer.

Address	Register						Comment			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	0	0	THE	TADUN	0 *3	_ *2			Unused	
EE2011	0	0	TMRST	TMRUN	0 *3	- *2			Unused	
FF78H			14/	DAV	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)	
	F	< Comparison of the second sec	W	R/W	TMRUN	0	Run	Stop	Clock timer Run/Stop	
	TM3	TM2	TM1	тмо	TM3	0			Clock timer data (16 Hz)	
FF79H	TIVI3	TIMZ	TIVIT	TIVIO	TM2	0			Clock timer data (32 Hz)	
FF/90					TM1	0			Clock timer data (64 Hz)	
		ŀ	2		TM0	0			Clock timer data (128 Hz)	
	T1 47	TN47	TME		TM7	0			Clock timer data (1 Hz)	
FF7AH	TM7	TM6	TM5	TM4	TM6	0			Clock timer data (2 Hz)	
					TM5	0			Clock timer data (4 Hz)	
	R				TM4	0			Clock timer data (8 Hz)	
	EIT 2	FITO	FIT 1	FITO	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)	
FFE6H	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)	
FFEOR		R/	NA/		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)	
		K/	vv		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)	
	IT3	IT2	IT1	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)	
FFF6H	113	112	111	110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)	
			NA/		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)	
		R/	vv		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 32 Hz)	

Table 4.8.4.1 Control bits of clock timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

TM0–TM7: Timer data (FF79H, FF7AH)

The 128–1 Hz timer data of the clock timer can be read out with these registers. These eight bits are read only, and writing operations are invalid.

By reading the low-order data (FF79H), the high-order data (FF7AH) is held until reading or for 0.48–1.5 msec (one of shorter of them).

At initial reset, the timer data is initialized to "00H".

TMRST: Clock timer reset (FF78H•D1)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. When the clock timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at reading.

TMRUN: Clock timer RUN/STOP control register (FF78H•D0)

Controls RUN/STOP of the clock timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The clock timer enters the RUN status when "1" is written to the TMRUN register, and the STOP status when "0" is written. In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

At initial reset, this register is set to "0".

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Clock Timer)

EIT0: 32 Hz interrupt mask register (FFE6H•D0)

EIT1: 8 Hz interrupt mask register (FFE6H•D1)

EIT2: 2 Hz interrupt mask register (FFE6H•D2)

EIT3: 1 Hz interrupt mask register (FFE6H•D3)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT0, EIT1, EIT2, EIT3) are used to select whether to mask the interrupt to the separate frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). At initial reset, these registers are set to "0".

IT0: 32 Hz interrupt factor flag (FFF6H•D0)

IT1: 8 Hz interrupt factor flag (FFF6H•D1)

IT2: 2 Hz interrupt factor flag (FFF6H•D2)

IT3: 1 Hz interrupt factor flag (FFF6H•D3)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags (IT0, IT1, IT2, IT3) correspond to the clock timer interrupts of the respective frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.8.5 Programming notes

- (1) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.9 Stopwatch Timer

4.9.1 Configuration of stopwatch timer

The E0C63P466 has 1/100 sec unit and 1/10 sec unit stopwatch timer built-in. The stopwatch timer is configured with a 2 levels 4-bit BCD counter which has an input clock approximating 100 Hz signal (signal divided from OSC1 to the closest 100 Hz) and data can be read in units of 4 bits by software. Figure 4.9.1.1 shows the configuration of the stopwatch timer.




Fig. 4.9.1.1 Configuration of stopwatch timer

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

4.9.2 Count-up pattern

The stopwatch timer is configured of 4-bit BCD counters SWD0–SWD3 and SWD4–SWD7. The counter SWD0–SWD3, at the stage preceding the stopwatch timer, has an approximated 100 Hz signal for the input clock. It counts up every 1/100 sec, and generates an approximated 10 Hz signal. The counter SWD4–SWD7 has an approximated 10 Hz signal generated by the counter SWD0–SWD3 for the input clock. In count-up every 1/10 sec, and generated 1 Hz signal. Figure 4.9.2.1 shows the count-up pattern of the stopwatch timer.




Fig. 4.9.2.1 Count-up pattern of stopwatch timer

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

SWD0–SWD3 generates an approximated 10 Hz signal from the basic 256 Hz signal (foSC1 dividing clock). The count-up intervals are 2/256 sec and 3/256 sec, so that finally two patterns are generated: 25/256 sec and 26/256 sec intervals. Consequently, these patterns do not amount to an accurate 1/100 sec. SWD4–SWD7 counts the approximated 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4 : 6, to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

4.9.3 Interrupt function

1 Hz Interrupt request

The stopwatch timers SWD0–SWD3 and SWD4–SWD7, through their respective overflows, can generate 10 Hz (approximate 10 Hz) and 1 Hz interrupts.

Address	Bit	Stopwatch timer (SWD0–3) timing chart
	D0	
FF7DH	D1	
1/100sec (BCD)	D2	
	D3	
10 Hz Interrupt	request	↑ ↑ ↑
Address	Bit	Stopwatch timer (SWD4–7) timing chart
	D0	
FF7EH	D1	
1/10sec (BCD)	D2	
	D3	

Figure 4.9.3.1 shows the timing chart for the stopwatch timer.

Fig. 4.9.3.1 Timing chart for stopwatch timer

The stopwatch interrupts are generated by the overflow of their respective counters SWD0–SWD3 and SWD4–SWD7 (changing "9" to "0"). At this time, the corresponding interrupt factor flags (ISW10 and ISW1) are set to "1".

1

The respective interrupts can be masked separately using the interrupt mask registers (EISW10 and EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

1

4.9.4 I/O memory of stopwatch timer

Table 4.9.4.1 shows the I/O addresses and the control bits for the stopwatch timer.

Address	Register						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	CWDCT	CMDUN	0 *3	- *2			Unused
FEZOU	0	0	SWR21	SWRUN	0 *3	_ *2			Unused
FF7CH				DAV	SWRST*3	Reset	Reset	Invalid	Stopwatch timer reset (writing)
	F	۲ ۲	W	R/W	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
	CIMPO	CIMPO	CWD1	CIMIDA	SWD3	0			7
	SWD3	SWD2	SWD1	SWD0	SWD2	0			Stopwatch timer data
FF7DH					SWD1	0			BCD (1/100 sec)
		R			SWD0	0			
	CIMPT	CMD	CMDE	CMDA	SWD7	0			
FF7EH	SWD7	SWD6	SWD5	SWD4	SWD6	0			Stopwatch timer data
		r	۰ ۲		SWD5	0			BCD (1/10 sec)
		I	2		SWD4	0			
	0	0	EISW1	EISW10	0 *3	- *2			Unused
FFE7H	0	0	EISWI	EISWIU	0 *3	_ *2			Unused
			D	0.07	EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
	ŀ	2	R/	W	EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)
	0	0	ISW1	ISW10	0 *3	_ *2	(R)	(R)	Unused
FFF7H	0	0	121/1	150010	0 *3	_ *2	Yes	No	Unused
				AA/	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	R		R/W		ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

 Table 4.9.4.1
 Control bits of stopwatch timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SWD0–SWD7: Stopwatch timer data (FF7DH, FF7EH)

The 1/100 sec and the 1/10 sec data (BCD) can be read from SWD0–SWD3 and SWD4–SWD7, respectively. These eight bits are read only, and writing operations are invalid. At initial reset, the timer data is initialized to "00H".

SWRST: Stopwatch timer reset (FF7CH•D1)

When "1" is written: Stopwatch timer reset When "0" is written: No operation Reading: Always "0"

The stopwatch timer is reset by writing "1" to SWRST. All timer data is set to "0". When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to SWRST. This bit is write-only, and so is always "0" at reading.

SWRUN: Stopwatch timer RUN/STOP control register (FF7CH•D0)

Controls RUN/STOP of the stopwatch timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The stopwatch timer enters the RUN status when "1" is written to the SWRUN register, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

When data of the counter is read at run mode, proper reading may not be obtained due to the carry from low-order digits (SWD0–SWD3) into high-order digits (SWD4–SWD7) (i.e., in case SWD0–SWD3 and SWD4–SWD7 reading span the timing of the carry). To avoid this occurrence, perform the reading after suspending the counter once and then set the SWRUN to "1" again.

Moreover, it is required that the suspension period not exceed 976 μsec (1/4 cycle of 256 Hz). At initial reset, this register is set to "0".

EISW10: 10Hz interrupt mask register (FFE7H•D0) EISW1: 1Hz interrupt mask register (FFE7H•D1)

These registers are used to select whether to mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EISW10, EISW1) are used to select whether to mask the interrupt to the separate frequencies (10 Hz, 1 Hz).

At initial reset, these registers are set to "0".

ISW10: 10 Hz interrupt factor flag (FFF7H•D0) ISW1: 1 Hz interrupt factor flag (FFF7H•D1)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags ISW10 and ISW1 correspond to 10 Hz and 1 Hz stopwatch timer interrupts, respectively. The software can judge from these flags whether there is a stopwatch timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the overflow of the corresponding counters.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.9.5 Programming notes

- (1) When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 μ sec (1/4 cycle of 256 Hz).
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.10 Programmable Timer

4.10.1 Configuration of programmable timer

The E0C63P466 has two 8-bit programmable timer systems (timer 0 and timer 1) built-in.

Timer 0 and timer 1 are composed of 8-bit presettable down counters and they can be used as 8-bit \times 2 channel programmable timers. Timer 0 also has an event counter function using the K13 input port terminal.

Figure 4.10.1.1 shows the configuration of the programmable timer.

The programmable timer is designed to count down from the initial value set in the counter with software. An underflow according to the initial value occurs by counting down and is used for the following functions:

- Presetting the initial value to the counter to generate the periodical underflow signal
- Generating an interrupt
- Generating a TOUT signal output from the R02 output port terminal
- Generating the synchronous clock source for the serial interface (timer 1 underflow is used, and it is possible to set the transfer rate)




Fig. 4.10.1.1 Configuration of programmable timer

4.10.2 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00–RLD07 (timer 0) and RLD10–RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The registers PTRUN0 (timer 0) and PTRUN1 (timer 1) are provided to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.




Fig. 4.10.2.1 Basic operation timing of down counter

4.10.3 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

(1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. Timer 0 can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", timer 0 operates in the timer mode.

Timer 1 operates only in the timer mode.

At initial reset, this mode is set.

Refer to Section 4.10.2, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

(2) Event counter mode

The timer 0 has an event counter function that counts an external clock input to the input port K13. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT. The timer 1 operates only in the timer mode, and cannot be used as an event counter.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.10.3.1.




Fig. 4.10.3.1 Timing chart in event counter mode

The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K13 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec* or more to count reliably. The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz* signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec* or less. (*: fosc1 = 32.768 kHz).

Figure 4.10.3.2 shows the count down timing with noise rejecter.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer)




Fig. 4.10.3.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K13 input as the clock.

Refer to Section 4.10.2, "Setting of initial value and counting down" for basic operation and control.

4.10.4 Setting of input clock in timer mode

Timer 0 and timer 1 each include a prescaler. The prescalers generate the input clock for each timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit.

The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software for timer 0 and timer 1 individually.

The set input clock is used for the count clock during operation in the timer mode. When the timer 0 is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

(1) Selection of source clock

Select the source clock input to each prescaler from either OSC1 or OSC3. This selection is done using the source clock selection registers CKSEL0 (timer 0) and CKSEL1 (timer 1); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.

(2) Selection of prescaler division ratio

Select the division ratio for each prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPSC01 (timer 0) and PTPS10/PTPS11 (timer 1). Table 4.10.4.1 shows the correspondence between the setting value and the division ratio.

PTPS11	PTPS10	Draaalar division ratio
PTPS01	PTPS00	Prescaler division ratio
1	1	Source clock / 256
1	0	Source clock / 32
0	1	Source clock / 4
0	0	Source clock / 1

Table 4.10.4.1 Selection of prescaler division ratio

By writing "1" to the register PTRUN0 (timer 0) or PTRUN1 (timer 1), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

4.10.5 Interrupt function

The programmable timer can generate an interrupt due to an underflow of the timer 0 and timer 1. See Figure 4.10.2.1 for the interrupt timing.

An underflow of timer 0 and timer 1 sets the corresponding interrupt factor flag IPT0 (timer 0) or IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT0 (timer 0) or EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

4.10.6 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of timer 0 or timer 1. The TOUT signal is generated by dividing the underflows in 1/2. It is possible to select which timer's underflow is to be used by the TOUT output channel selection register CHSEL. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. Figure 4.10.6.1 shows the TOUT signal waveform when the channel is changed.




Fig. 4.10.6.1 TOUT signal waveform at channel change

The TOUT signal can be output from the R02 output port terminal. Programmable clocks can be supplied to external devices.

Figure 4.10.6.2 shows the configuration of the output port R02.





Fig. 4.10.6.2 Configuration of R02

The output of a TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R02 output port terminal and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register. Figure 4.10.6.3 shows the output waveform of the TOUT signal.



4.10.7 Transfer rate setting for serial interface

The signal that is made from underflows of timer 1 by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting timer 1 into RUN state (PTRUN = "1"). It is not necessary to control with the PTOUT register.

PTRUN1	
Timer 1 underflow	
Source clock for serial I/F	
Fig. 4.10.	7.1 Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

RLD1X = fosc / (2 * bps * division ratio of the prescaler) - 1 fosc: Oscillation frequency (OSC1/OSC3) bps: Transfer rate (00H can be set to RLD1X)

Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source.

4.10.8 I/O memory of programmable timer

Table 4.10.8.1 shows the I/O addresses and the control bits for the programmable timer.

		Rea	ister					• •	-
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					0 *3	_ *2			Unused
FEOOL	0	EVCNT	FCSEL	PLPOL	EVCNT	0	Event ct.	Timer	Timer 0 counter mode selection
FFC0H	6		DAV		FCSEL	0	With NR	No NR	Timer 0 function selection (for event counter mode)
	R		R/W		PLPOL	0	ſ	Ţ	Timer 0 pulse polarity selection (for event counter mode)
	QUICEL	DTOUT			CHSEL	0	Timer1	Timer0	TOUT output channel selection
FEOALL	CHSEL	CHSEL PTOUT		CKSEL0	PTOUT	0	On	Off	TOUT output control
FFC1H					CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection
		R/W				0	OSC3	OSC1	Prescaler 0 source clock selection
	DTDC01	1 PTPS00 PTRST0			PTPS01	0			Prescaler 0 [PTPS01, 00] 0 1 2 3
FFC2H	PTPS01	PIPSUU	PIRSIU	PIRUNU	PTPS00	0			division ratio selection Division ratio 1/1 1/4 1/32 1/256
FF02H	D	R/W W		R/W	PTRST0*3	_ *2	Reset	Invalid	Timer 0 reset (reload)
	K/	vv	vv	R/W	PTRUN0	0	Run	Stop	Timer 0 Run/Stop
	DTDC11	PTPS10	DTDCT1		PTPS11	0			$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
FFC3H	PIPSII	P1P310	PIRSII	PIRUNI	PTPS10	0			\Box selection Division ratio 1/1 1/4 1/32 1/256
FFC3H	D	W	w	R/W	PTRST1*3	- *2	Reset	Invalid	Timer 1 reset (reload)
	K/	vv	vv	R/W	PTRUN1	0	Run	Stop	Timer 1 Run/Stop
	RLD03	RLD02	RLD01	RLD00	RLD03	0			MSB
FFC4H	KLD03	KLD02	KLDUI	I KLD00	RLD02	0			Programmable timer 0 reload data (low-order 4 bits)
		R/	W		RLD01	0			rogrammable unter o reford data (10% order + ord)
		10	**		RLD00	0			LSB
	RLD07	RLD06	RLD05	RLD04	RLD07	0			MSB
FFC5H	KLD07	KLD00	ILD03	KLD04	RLD06	0			Programmable timer 0 reload data (high-order 4 bits)
110011	FCSIT	R/W			RLD05	0			
					RLD04	0			LSB
	RLD13	RLD12	RLD11	RLD10	RLD13	0			MSB
FFC6H	THED TO	INED IE	NED II	112010	RLD12	0			Programmable timer 1 reload data (low-order 4 bits)
	R/W	w		RLD11	0				
					RLD10	0			
	RLD17	RLD17 RLD16	RLD15 RLD14	RLD17	0			MSB	
FFC7H					RLD16	0			Programmable timer 1 reload data (high-order 4 bits)
	R/W			RLD15 RLD14	0 0			LOD	
					PTD03	0			☐ LSB □ MSB
	PTD03	PTD02	PTD01	PTD00	PTD03 PTD02	0			MSB
FFC8H					PTD02 PTD01	0			Programmable timer 0 data (low-order 4 bits)
	R			PTD01	0			LSB	
					PTD07	0			
	PTD07	PTD06	PTD05	PTD04	PTD06	0			
FFC9H			1	I	PTD05	0			Programmable timer 0 data (high-order 4 bits)
		F	2		PTD04	0			LSB
					PTD13	0			☐ MSB
	PTD13	PTD12	PTD11	PTD10	PTD12	0			
FFCAH				•	PTD11	0			Programmable timer 1 data (low-order 4 bits)
		F	2		PTD10	0			LSB
	D.T.C	DITE			PTD17	0			
	PTD17	PTD16	PTD15	PTD14	PTD16	0			Decomposition of the second se
FFCBH	(PTD15	0			Programmable timer 1 data (high-order 4 bits)
	R			PTD14	0			_ LSB	
FFE2H	0	0		0 *3	_ *2			Unused	
	0	0	EIPT1	EIPT0	0 *3	_ *2			Unused
				EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)	
	R R/W				EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0)
FFF2H	0	0	IDT1	IDTO	0 *3	- *2	(R)	(R)	Unused
	U	U	IPT1	IPT0	0 *3	- *2	Yes	No	Unused
	P		R/W		IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	r	R R/W			IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)

Table 4.10.8.1
 Control bits of programmable timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

CKSEL0: Prescaler 0 source clock selection register (FFC1H•D0) CKSEL1: Prescaler 1 source clock selection register (FFC1H•D1)

Selects the source clock of the prescaler.

When "1" is written: OSC3 clock When "0" is written: OSC1 clock Reading: Valid

The source clock for the prescaler is selected from OSC1 or OSC3. When "0" is written to the CKSEL0 register, the OSC1 clock is selected as the input clock for the prescaler 0 (for timer 0) and when "1" is written, the OSC3 clock is selected.

Same as above, the source clock for prescaler 1 is selected by the CKSEL1 register.

When the event counter mode is selected to timer 0, the setting of the CKSEL0 register becomes invalid. At initial reset, these registers are set to "0".

PTPS00, PTPS01: Timer 0 prescaler division ratio selection register (FFC2H•D2, D3) PTPS10, PTPS11: Timer 1 prescaler division ratio selection register (FFC3H•D2, D3) Selects the division ratio of the prescaler.

Two bits of PSC00 and PSC01 are the prescaler division ratio selection register for timer 0, and two bits of PSC10 and PSC11 are for timer 1. The prescaler division ratios that can be set by these registers are shown in Table 4.10.8.2.

tore motorial bereenten of presenter annatori ra								
PTPS11	PTPS10	Prescaler division ratio						
PTPS01	PTPS00							
1	1	Source clock / 256						
1	0	Source clock / 32						
0	1	Source clock / 4						
0	0	Source clock / 1						

Table 4.10.8.2 Selection of prescaler division ratio

When the event counter mode is selected to timer 0, the setting of the PTPS00 and PTPS01 becomes invalid.

At initial reset, these registers are set to "0".

EVCNT: Timer 0 counter mode selection register (FFC0H•D2)

Selects a counter mode for timer 0.

When "1" is written: Event counter mode When "0" is written: Timer mode Reading: Valid

The counter mode for timer 0 is selected from either the event counter mode or timer mode. When "1" is written to the EVCNT register, the event counter mode is selected and when "0" is written, the timer mode is selected.

At initial reset, this register is set to "0".

FCSEL: Timer 0 function selection register (FFC0H•D1)

Selects whether the noise rejector of the clock input circuit will be used or not in the event counter mode.

When "1" is written: With noise rejecter When "0" is written: Without noise rejecter Reading: Valid

When "1" is written to the FCSEL register, the noise rejecter is used and counting is done by an external clock (K13) with 0.98 msec* or more pulse width. The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz* signal after changing the input level of the K13 input port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec* or less. (*: fosc1 = 32.768 kHz).

When "0" is written to the FCSEL register, the noise rejector is not used and the counting is done directly by an external clock input to the K13 input port terminal.

Setting of this register is effective only when timer 0 is used in the event counter mode. At initial reset, this register is set to "0".

PLPOL: Timer 0 pulse polarity selection register (FFC0H•D0)

Selects the count pulse polarity in the event counter mode.

When "1" is written: Rising edge When "0" is written: Falling edge Reading: Valid

The count timing in the event counter mode (timer 0) is selected from either the falling edge of the external clock input to the K10 input port terminal or the rising edge. When "0" is written to the PLPOL register, the falling edge is selected and when "1" is written, the rising edge is selected. Setting of this register is effective only when timer 0 is used in the event counter mode. At initial reset, this register is set to "0".

RLD00–RLD07: Timer 0 reload data register (FFC4H, FFC5H) RLD10–RLD17: Timer 1 reload data register (FFC6H, FFC7H)

Sets the initial value for the counter.

The reload data written in this register is loaded to the respective counters. The counter counts down using the data as the initial value for counting.

Reload data is loaded to the counter when the counter is reset by writing "1" to the PTRST0 or PTRST1 register, or when counter underflow occurs.

At initial reset, these registers are set to "00H".

PTD00–PTD07: Timer 0 counter data (FFC8H, FFC9H) PTD10–PTD17: Timer 1 counter data (FFCAH, FFCBH)

Count data in the programmable timer can be read from these latches.

The low-order 4 bits of the count data in timer 0 can be read from PTD00–PTD03, and the high-order data can be read from PTD04–PTD07. Similarly, for timer 1, the low-order 4 bits can be read from PTD10–PTD13, and the high-order data can be read from PTD14–PTD17.

Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

Since these latches are exclusively for reading, the writing operation is invalid.

At initial reset, these counter data are set to "00H".

PTRST0: Timer 0 reset (reload) (FFC2H•D1) PTRST1: Timer 1 reset (reload) (FFC3H•D1)

Resets the timer and presets reload data to the counter.

When "1" is written: Reset When "0" is written: No operation Reading: Always "0"

By writing "1" to PTRST0, the reload data in the reload register PLD00–PLD07 is preset to the counter in timer 0. Similarly, the reload data in PLD10–PLD17 is preset to the counter in timer 1 by PTRST1. When the counter is preset in the RUN status, the counter restarts immediately after presetting. In the case of STOP status, the reload data is preset to the counter and is maintained.

No operation results when "0" is written.

Since these bits are exclusively for writing, always set to "0" during reading.

PTRUN0: Timer 0 RUN/STOP control register (FFC2H•D0)

PTRUN1: Timer 1 RUN/STOP control register (FFC3H•D0)

Controls the RUN/STOP of the counter.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The counter in timer 0 starts counting down by writing "1" to the PTRUN0 register and stops by writing "0".

In STOP status, the counter data is maintained until the counter is reset or is set in the next RUN status. When STOP status changes to RUN status, the data that has been maintained can be used for resuming the count.

Same as above, the timer 1 counter is controlled by the PTRUN1 register. At initial reset, these registers are set to "0".

CHSEL: TOUT output channel selection register (FFC1H•D3)

Selects the channel used for TOUT signal output.

When "1" is written: Timer 1 When "0" is written: Timer 0 Reading: Valid

This register selects which timer's underflow (timer 0 or timer 1) is used to generate a TOUT signal. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. At initial reset, this register is set to "0".

PTOUT: TOUT output control register (FFC1H•D2)

Turns TOUT signal output ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

PTOUT is the output control register for the TOUT signal. When "1" is written to the register, the TOUT signal is output from the output port terminal R02 and when "0" is written, the terminal goes to a high (VDD) level. However, the data register R02 must always be "1" and the high impedance control register R02HIZ must always be "0" (data output state).

At initial reset, this register is set to "0".

EIPT0: Timer 0 interrupt mask register (FFE2H•D0)

EIPT1: Timer 1 interrupt mask register (FFE2H•D1)

These registers are used to select whether to mask the programmable timer interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

Timer 0 and timer 1 interrupts can be masked individually by the interrupt mask registers EIPT0 (timer 0) and EIPT1 (timer 1).

At initial reset, these registers are set to "0".

IPT0: Timer 0 interrupt factor flag (FFF2H•D0) IPT1: Timer 1 interrupt factor flag (FFF2H•D1)

These flags indicate the status of the programmable timer interrupt.

When "1" is read:	Interrupt has occurred
When "0" is read:	Interrupt has not occurred
When "1" is written:	Flag is reset

When "0" is written: Invalid

The interrupt factor flags IPT0 and IPT1 correspond to timer 0 and timer 1 interrupts, respectively. The software can judge from these flags whether there is a programmable timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the underflows of the corresponding counters. These flags are reset to "0" by writing "1" to them.


After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.10.9 Programming notes

- (1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec (when fOSC1 is 32.768 kHz) of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).
- (2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops.

Figure 4.10.9.1 shows the timing chart for the RUN/STOP control.



It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.11 Serial Interface (SIN, SOUT, SCLK, SRDY)

4.11.1 Configuration of serial interface

The E0C63P466 has a synchronous clock type 8-bit serial interface built-in.

The configuration of the serial interface is shown in Figure 4.11.1.1.

The CPU, via the 8-bit shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8-bit shift register, it can convert parallel data to serial data and output it to the SOUT terminal. The synchronous clock for serial data input/output may be set by selecting by software any one of three types of master mode (internal clock mode: when the E0C63P466 is to be the master for serial input/output) and a type of slave mode (external clock mode: when the E0C63P466 is to be the slave for serial input/output).

Also, when the serial interface is used at slave mode, $\overline{\text{SRDY}}$ signal which indicates whether or not the serial interface is available to transmit or receive can be output to the $\overline{\text{SRDY}}$ terminal.




Fig. 4.11.1.1 Configuration of serial interface

The input/output ports of the serial interface are shared with the I/O ports P10–P13, and function of these ports can be selected through the software.

P10–P13 terminals and serial input/output correspondence are as follows:

Master mode	Slave mode
P10 = SIN(I)	P10 = SIN(I)
P11 = SOUT(O)	P11 = SOUT(O)
$P12 = \overline{SCLK}(O)$	$P12 = \overline{SCLK}$ (I)
P13 = I/O port (I/O)	$P13 = \overline{SRDY}(O)$

Note: At initial reset, P10–P13 are set to I/O ports.

When using the serial interface, switch the function (ESIF = "1") in the initial routine.

4.11.2 Mask option

(1) Terminal specification

Since the input/output terminals of the serial interface is shared with the I/O ports (P10–P13), the terminal specification of the I/O port is also applied to the serial interface.

In the E0C63P466, the I/O port specification is fixed at "with pull-up resistor" and "complementary output".

Therefore, the output specification of the terminals SOUT, $\overline{\text{SCLK}}$ (in master mode) and $\overline{\text{SRDY}}$ (in slave mode) that are used as output in the input/output port of the serial interface is fixed at complementary output.

Furthermore, a pull-up resistor is provided for the SIN terminal and the SCLK terminal (in slave mode) that are used as input terminals.

(2) Polarity of synchronous clock and ready signal

Polarity of the synchronous clock and the ready signal that is output in the slave mode is fixed at negative polarity (active low).

4.11.3 Master mode and slave mode of serial interface

The serial interface of the E0C63P466 has two types of operation mode: master mode and slave mode. The master mode uses an internal clock as the synchronous clock for the built-in shift register, and outputs this internal clock from the $\overline{\text{SCLK}}$ (P12) terminal to control the external (slave side) serial device. In the slave mode, the synchronous clock output from the external (master side) serial device is input from the $\overline{\text{SCLK}}$ (P12) terminal and it is used as the synchronous clock for the built-in shift register. The master mode and slave mode are selected by writing data to the SCS1 and SCS0 registers. When the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 4.11.3.1.

SCS1	SCS0	Mode	Synchronous clock
1	1		OSC1
1	0	Master mode	OSC1 /2
0	1		Programmable timer *
0	0	Slave mode	External clock *

Table 4.11.3.1 Synchronous clock selection

* The maximum clock is limited to 1 MHz.

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.10, "Programmable Timer" for the control of the programmable timer.

At initial reset, the slave mode (external clock mode) is selected.

Moreover, the synchronous clock, along with the input/output of the 8-bit serial data, is controlled as follows:

- In the master mode, after output of 8 clocks from the SCLK (P12) terminal, clock output is automatically suspended and the SCLK (P12) terminal is fixed at high level.
- In the slave mode, after input of 8 clocks to the SCLK (P12) terminal, subsequent clock inputs are masked.

A sample basic serial input/output portion connection is shown in Figure 4.11.3.1.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)




Fig. 4.11.3.1 Sample basic connection of serial input/output section

4.11.4 Data input/output and interrupt function

The serial interface of E0C63P466 can input/output data via the internal 8-bit shift register. The shift register operates by synchronizing with either the synchronous clock output from the \overline{SCLK} (P12) terminal (master mode), or the synchronous clock input to the \overline{SCLK} (P12) terminal (slave mode). The serial interface generates an interrupt on completion of the 8-bit serial data input/output. Detection of serial data input/output is done by counting of the synchronous clock \overline{SCLK} ; the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates an interrupt.

The serial data input/output procedure is explained below:

(1) Serial data output procedure and interrupt

The E0C63P466 serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to the data registers SD0–SD3 (FF72H) and SD4–SD7 (FF73H) and writing "1" to SCTRG bit (FF70H•D1), it synchronizes with the synchronous clock and the serial data is output to the SOUT (P11) terminal. The synchronous clock used here is as follows: in the master mode, internal clock which is output to the SCLK (P12) terminal while in the slave mode, external clock which is input from the SCLK (P12) terminal.

The serial data output to the SOUT (P11) terminal changes at the falling edge of the clock input or output from/to the \overline{SCLK} (P12) terminal. The data in the shift register is shifted at the falling edge of the \overline{SCLK} signal when the SCPS register (FF71H•D2) is "1" and is shifted at the rising edge of the \overline{SCLK} signal when the SCPS register is "0".

When the output of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF (FFF3H•D0) is set to "1" and an interrupt occurs. Moreover, the interrupt can be masked by the interrupt mask register EISIF (FFE3H•D0). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after output of the 8-bit data.

(2) Serial data input procedure and interrupt

The E0C63P466 serial interface is capable of inputting serial data as parallel data, in units of 8 bits. The serial data is input from the SIN (P10) terminal, synchronizes with the synchronous clock, and is sequentially read in the 8-bit shift register. As in the above item (1), the synchronous clock used here is as follows: in the master mode, internal clock which is output to the SCLK (P12) terminal while in the slave mode, external clock which is input from the SCLK (P12) terminal.


The serial data is read into the built-in shift register at the falling edge of the \overline{SCLK} signal when the SCPS register is "1" and is read at the rising edge of the \overline{SCLK} signal when the SCPS register is "0". The shift register is sequentially shifted as the data is fetched.

When the input of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF is set to "1" and an interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIF. However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after input of the 8-bit data.

The data input in the shift register can be read from data registers SD0–SD7 by software.

(3) Serial data input/output permutation

The E0C63P466 allows the input/output permutation of serial data to be selected by the SDP register (FF71H•D3) as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.11.4.1. The SDP register should be set before setting data to SD0–SD7.




(4) SRDY signal

When the E0C63P466 serial interface is used in the slave mode (external clock mode), the SRDY signal is used to indicate whether the internal serial interface is available to transmit or receive data for the master side (external) serial device. The SRDY signal is output from the SRDY (P13) terminal. The SRDY signal goes "0" (low) when the E0C63P466 serial interface is ready to transmit or receive data; normally, it is at "1" (high).

The SRDY signal changes from "1" to "0" immediately after "1" is written to SCTRG and returns from "0" to "1" when "0" is input to the SCLK (P12) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the SRDY signal returns to "1".

(5) Timing chart

The E0C63P466 serial interface timing charts are shown in Figure 4.11.4.2.






Fig. 4.11.4.2 Serial interface timing chart

4.11.5 I/O memory of serial interface

Table 4.11.5.1 shows the I/O addresses and the control bits for the serial interface.

Address		Reg	ister						Comment				
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment				
					PUL13	1	On	Off	P13 pull-up control register				
									functions as a general-purpose register when SIF (slave) is sele				
	PUL13	PUL12	PUL11	PUL10	PUL12	1	On	Off	P12 pull-up control register (ESIF=0)				
									functions as a general-purpose register when SIF (master) is se				
FF45H									SCLK (I) pull-up control register when SIF (slave) is selected				
					PUL11	1	On	Off	P11 pull-up control register (ESIF=0)				
		R	w						functions as a general-purpose register when SIF is selected				
					PUL10	1	On	Off	P10 pull-up control register (ESIF=0)				
									SIN pull-up control register when SIF is selected				
					0 *3	_ *2			Unused				
	0	0	SCTRG	ESIF	0 *3	- *2			Unused				
FF70H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)				
	F	2	R/	W			Run	Stop	Serial I/F clock status (reading)				
					ESIF	0	SIF	I/O	Serial I/F enable (P1 port function selection)				
	SDP	SCPS	SCS1	SCS0	SDP	0	MSB first		Serial I/F data input/output permutation				
FF71H	501	0010	0001	0000	SCPS	0			Senal I/F clock phase selection Clock Slave PT				
		R	w		SCS1	0			Serial I/F [SCS1, 0] 2 3				
					SCS0	0			_ clock mode selection Clock OSC1/2 OSC1				
	SD3	SD2	SD1	SD0	SD3	_ *2	High	Low	MSB				
FF72H					SD2	- *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)				
		R	w		SD1	- *2	High	Low					
		-			SD0	_ *2	High	Low					
	SD7	SD6	SD5	SD4	SD7	- *2 - *2	High	Low	MSB				
FF73H					SD6	_ *2 _ *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)				
		R/	W		SD5 SD4	_ *2 _ *2	High High	Low Low	LSB				
					5D4 0 *3	_ *2 _ *2	High	LOW	Unused				
	0	0	0	EISIF	0*3	_ *2 _ *2			Unused				
FFE3H					0*3	_ *2 _ *2			Unused				
		R		R/W	EISIF	0	Enable	Mask	Interrupt mask register (Serial I/F)				
					0 *3	_ *2	(R)	(R)	Unused				
	0	0	0	ISIF	0*3	_ *2	Yes	No	Unused				
FFF3H					0 *3	_ *2	(W)	(W)	Unused				
		R		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)				

 Table 4.11.5.1
 Control bits of serial interface

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

ESIF: Serial interface enable register (P1 port function selection) (FF70H•D0)

Sets P10–P13 to the input/output port for the serial interface.

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

When "1" is written to the ESIF register, P10, P11, P12 and P13 function as SIN, SOUT, SCLK, SRDY, respectively.

In the slave mode, the P13 terminal functions as \overline{SRDY} output terminal, while in the master mode, it functions as the I/O port terminal.

At initial reset, this register is set to "0".

PUL10: SIN (P10) pull-up control register (FF45H•D0)

PUL12: SCLK (P12) pull-up control register (FF45H•D2)

Sets the pull-up of the SIN terminal and the SCLK terminals (in the slave mode).

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

Sets the pull-up resistor built into the SIN (P10) and SCLK (P12) terminals to ON or OFF.

SCLK pull-up is effective only in the slave mode. In the master mode, the PUL12 register can be used as a general purpose register.

At initial reset, these registers are set to "1" and pull-up goes ON.

SCS1, SCS0: Clock mode selection register (FF71H•D0, D1)

Selects the synchronous clock (SCLK) for the serial interface.

SCS1	SCS0	Mode	Synchronous clock
1	1		OSC1
1	0	Master mode	OSC1/2
0	1		Programmable timer *
0	0	Slave mode	External clock *

Table 4.11.5.2 Synchronous clock selection

* The maximum clock is limited to 1 MHz.

Synchronous clock (SCLK) is selected from among the above 4 types: 3 types of internal clock and external clock.

When the programmable timer is selected, the signal that is generated by dividing the underflow signal of the programmable timer (timer 1) in 1/2 is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.10, "Programmable Timer" for the control of the programmable timer.

At initial reset, external clock is selected.

SCPS: Clock phase selection register (FF71H•D2)

Selects the timing for reading in the serial data input from the SIN (P10) terminal.

When "1" is written: Falling edge of SCLK When "0" is written: Rising edge of SCLK Reading: Valid

Select whether the fetching for the serial input data to registers (SD0–SD7) at the rising edge or falling edge of the synchronous signal.

The input data fetch timing may be selected but output timing for output data is fixed at the falling edge of SCLK.

At initial reset, this register is set to "0".

SDP: Data input/output permutation selection register (FF71H•D3)

Selects the serial data input/output permutation.

When "1" is written: MSB first When "0" is written: LSB first Reading: Valid

Select whether the data input/output permutation will be MSB first or LSB first. At initial reset, this register is set to "0".

SCTRG: Clock trigger/status (FF70H•D1)

This is a trigger to start input/output of synchronous clock (SCLK).

• When writing

When "1" is written: Trigger When "0" is written: No operation

When this trigger is supplied to the serial interface activating circuit, the synchronous clock (\overline{SCLK}) input/output is started.

As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning.

Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

• When reading

When "1" is read: RUN (during input/output the synchronous clock) When "0" is read: STOP (the synchronous clock stops)

When this bit is read, it indicates the status of serial interface clock.

After "1" is written to SCTRG, this value is latched till serial interface clock stops (8 clock counts). Therefore, if "1" is read, it indicates that the synchronous clock is in input/output operation. When the synchronous clock input/output is completed, this latch is reset to "0". At initial reset, this bit is set to "0".

SD0–SD3, SD4–SD7: Serial interface data register (FF72H, FF73H)

These registers are used for writing and reading serial data.

• When writing

When "1" is written: High level When "0" is written: Low level

Write data to be output in these registers. The register data is converted into serial data and output from the SOUT (P11) terminal; data bits set at "1" are output as high (VDD) level and data bits set at "0" are output as low (VSS) level.

• When reading

When "1" is read: High level When "0" is read: Low level

The serial data input from the SIN (P10) terminal can be read from these registers.

The serial data input from the SIN (P10) terminal is converted into parallel data, as a high (VDD) level bit into "1" and as a low (VSS) level bit into "0", and is loaded to these registers. Perform data reading only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).

At initial reset, these registers are undefined.

EISIF: Interrupt mask register (FFE3H•D0)

Masking the interrupt of the serial interface can be selected with this register.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

With this register, it is possible to select whether the serial interface interrupt is to be masked or not. At initial reset, this register is set to "0".

ISIF: Interrupt factor flag (FFF3H•D0)

This flag indicates the occurrence of serial interface interrupt.

When "1" is read: Interrupt has occurredWhen "0" is read: Interrupt has not occurredWhen "1" is written: Flag is resetWhen "0" is written: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt. This flag is set to "1" after an 8-bit data input/output even if the interrupt is masked.

This flag is reset to "0" by writing "1" to it.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0".

4.11.6 Programming notes

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source of the programmable timer or in the slave mode.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.12 Sound Generator

4.12.1 Configuration of sound generator

The E0C63P466 has a built-in sound generator for generating buzzer signals.

Hence, generated buzzer signals (BZ) can be output from the BZ terminal.

Aside permitting the respective setting of the buzzer signal frequency and sound level to 8 stages, it permits the adding of a digital envelope by means of duty ratio control. It also has a one-shot output function for outputting key operated sounds.

Figure 4.12.1.1 shows the configuration of the sound generator.




Fig. 4.12.1.1 Configuration of sound generator

4.12.2 Mask option

Polarity of the BZ signal output from the BZ terminal is fixed at positive polarity. Figure 4.12.2.1 shows the output circuit configuration and the output waveform.





Fig. 4.12.2.1 Configuration of output circuit

4.12.3 Control of buzzer output

The BZ signal generated by the sound generator is output from the BZ terminal by setting "1" for the buzzer output enable register BZE. When "0" is set to BZE register, the output terminal goes low (Vss) level.



Note: Since it generates a BZ signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZE register.

4.12.4 Setting of buzzer frequency and sound level

The divided signal of the OSC1 oscillation clock (32.768 kHz) is used for the buzzer (BZ) signal and it is set up such that 8 types of frequencies can be selected by changing this division ratio. Frequency selection is done by setting the buzzer frequency selection registers BZFQ0–BZFQ2 as shown in Table 4.12.4.1.

BZFQ2	BZFQ1	BZFQ0	Buzzer frequency (Hz)
0	0	0	4096.0
0	0	1	3276.8
0	1	0	2730.7
0	1	1	2340.6
1	0	0	2048.0
1	0	1	1638.4
1	1	0	1365.3
1	1	1	1170.3

 Table 4.12.4.1
 Buzzer signal frequency setting

The buzzer sound level is changed by controlling the duty ratio of the buzzer signal.


The duty ratio can be selected from among the 8 types shown in Table 4.12.4.2 according to the setting of the buzzer duty selection registers BDTY0–BDTY2.

				Duty r	atio by buzz	er frequenc	y (Hz)
Level	BDTY2	BDTY1	BDTY0	4096.0	3276.8	2730.7	2340.6
				2048.0	1638.4	1365.3	1170.3
Level 1 (Max.)	0	0	0	8/16	8/20	12/24	12/28
Level 2	0	0	1	7/16	7/20	11/24	11/28
Level 3	0	1	0	6/16	6/20	10/24	10/28
Level 4	0	1	1	5/16	5/20	9/24	9/28
Level 5	1	0	0	4/16	4/20	8/24	8/28
Level 6	1	0	1	3/16	3/20	7/24	7/28
Level 7	1	1	0	2/16	2/20	6/24	6/28
Level 8 (Min.)	1	1	1	1/16	1/20	5/24	5/28

Table 4.12.4.2 Duty ratio setting

When the HIGH level output time has been made TH and when the LOW level output time has been made TL due to the ratio of the pulse width to the pulse synchronization, the duty ratio becomes TH/(TH+TL). When BDTY0–BDTY2 have all been set to "0", the duty ratio becomes maximum and the sound level also becomes maximum. Conversely, when BDTY0–BDTY2 have all been set to "1", the duty ratio becomes minimum and the sound level also becomes minimum and the sound level also becomes minimum.

The duty ratio that can be set is different depending on the frequency that has been set, so see Table 4.12.4.2.



Note: When a digital envelope has been added to the buzzer signal, the BDTY0–BDTY2 settings will be invalid due to the control of the duty ratio.

4.12.5 Digital envelope

A digital envelope for duty control can be added to the buzzer signal.

The envelope can be controlled by staged changing of the same duty envelope as detailed in Table 4.12.4.2 in the preceding item from level 1 (maximum) to level 8 (minimum).

The addition of an envelope to the buzzer signal can be done by writing "1" into ENON, but when "0" has been written it is not added.

When a buzzer signal output is begun (writing "1" into BZE) after setting ENON, the duty ratio shifts to level 1 (maximum) and changes in stages to level 8.

When attenuated down to level 8 (minimum), it is retained at that level. The duty ratio can be returned to maximum, by writing "1" into register ENRST during output of a envelope attached buzzer signal. The envelope attenuation time (time for changing of the duty ratio) can be selected by the register ENRTM. The time for a 1 stage level change is 62.5 msec (16 Hz), when "0" has been written into ENRTM and 125 msec (8 Hz), when to "1" has been written. However, there is also a max. 4 msec error from envelope ON, up to the first change.

Figure 4.12.5.1 shows the timing chart of the digital envelope.




Fig. 4.12.5.1 Timing chart for digital envelope

4.12.6 One-shot output

The sound generator has a one-shot output function for outputting a short duration buzzer signal for key operation sounds and similar effects. Either 125 msec or 31.25 msec can be selected by SHTPW register for one-shot buzzer signal output time.

The output of the one-shot buzzer is controlled by writing "1" into the one-shot buzzer trigger BZSHT. When this trigger has been assigned, a buzzer signal in synchronization with the internal 256 Hz signal is output from the BZ terminal. Thereafter, when the set time has elapsed, a buzzer signal in synchronization with the 256 Hz signal goes off in the same manner as for the start of output.

The BZSHT also permits reading. When BZSHT is "1", the one-shot output circuit is in operation (during one-shot output) and when it is "0", it shows that the circuit is in the ready (outputtable) status.


In addition, it can also terminate one-shot output prior to the elapsing of the set time. This is done by writing a "1" into the one-shot buzzer stop BZSTP. In this case as well, the buzzer signal goes OFF in synchronization with the 256 Hz signal.

When "1" is written to BZSHT again during a one-shot output, a new one-shot output for 125 msec or 31.25 msec starts from that point (in synchronization with the 256 Hz signal).

The one-shot output cannot add an envelope for short durations. However, the sound level can be set by selecting the duty ratio, and the frequency can also be set.

One-shot output is invalid during normal buzzer output (during BZE = "1").

Figure 4.12.6.1 shows timing chart for one-shot output.



4.12.7 I/O memory of sound generator

Table 4.12.7.1 shows the I/O addresses and the control bits for the sound generator.

Address		Reg	ister						Comment			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
		ENDOT	ENION	DZE	ENRTM	0	1 sec	0.5 sec	Envelope releasing time			
FERCI	ENRTM	ENRST	ENON	BZE	ENRST*3	Reset	Reset	Invalid	Envelope reset (writing)			
FF6CH	DAV	14/		0.67	ENON	0	On	Off	Envelope On/Off			
	R/W	W	R	W	BZE	0	Enable	Disable	Buzzer output enable			
					0 *3	_ *2			Unused			
	0	BZSTP	BZSHT	SHTPW	BZSTP*3	0	Stop	Invalid	1-shot buzzer stop (writing)			
FF6DH					BZSHT	0	Trigger	Invalid	1-shot buzzer trigger (writing)			
	R	w	R/W				Busy	Ready	1-shot buzzer status (reading)			
					SHTPW	0	125 msec	31.25 msec	1-shot buzzer pulse width setting			
	0	BZFQ2	BZFQ1	BZFQ0	0 *3	- *2			Unused - r [BZF02, 1, 0] 0 1 2 3			
FF6EH	0	BZFQZ	BZFQT	BZFQU	BZFQ2	0			Buzzer $\frac{[BZFQ2, 1, 0] 0 1 2 3}{Frequency (Hz) 4096.0 3276.8 2730.7 2340.6}$			
					BZFQ1	0			frequency $[BZFQ2, 1, 0]$ 4 5 6 7			
	R		R/W		BZFQ0	0			selection Frequency (Hz) 2048.0 1638.4 1365.3 1170.3			
	0	BDTY2	BDTY1	BDTY0	0 *3	_ *2			Unused			
FF6FH	0	BUTTZ	BUITI	BUITU	BDTY2	0			Buzzer signal duty ratio selection			
					BDTY1	0			(refer to main manual)			
	R		R/W		BDTY0	0						

Table 4.12.7.1 Control bits of sound generator

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

BZE: BZ output control register (FF6CH•D0)

Controls the buzzer (BZ) signal output.

When "1" is written: BZ output ON When "0" is written: BZ output OFF Reading: Valid

When "1" is written to BZE, the BZ signal is output from the BZ terminal. When "0" is written, the BZ terminal goes low (Vss) level. At initial reset, this register is set to "0".

BZFQ0-BZFQ2: Buzzer frequency selection register (FF6EH•D0-D2)

Selects the buzzer signal frequency.

BZFQ2	BZFQ1	BZFQ0	Buzzer frequency (Hz)
0	0	0	4096.0
0	0	1	3276.8
0	1	0	2730.7
0	1	1	2340.6
1	0	0	2048.0
1	0	1	1638.4
1	1	0	1365.3
1	1	1	1170.3

Table 4.12.7.2 Buzzer signal frequency setting

Select the buzzer frequency from among the above 8 types that have divided the oscillation clock. At initial reset, this register is set to "0".

BDTY0-BDTY2: Duty level selection register (FF6FH•D0-D2)

Selects the duty ratio of the buzzer signal as shown in Table 4.12.7.3.

				Duty ratio by buzzer frequency (Hz)						
Level	BDTY2	BDTY1	BDTY0	4096.0	3276.8	2730.7	2340.6			
				2048.0	1638.4	1365.3	1170.3			
Level 1 (Max.)	0	0	0	8/16	8/20	12/24	12/28			
Level 2	0	0	1	7/16	7/20	11/24	11/28			
Level 3	0	1	0	6/16	6/20	10/24	10/28			
Level 4	0	1	1	5/16	5/20	9/24	9/28			
Level 5	1	0	0	4/16	4/20	8/24	8/28			
Level 6	1	0	1	3/16	3/20	7/24	7/28			
Level 7	1	1	0	2/16	2/20	6/24	6/28			
Level 8 (Min.)	1	1	1	1/16	1/20	5/24	5/28			

Table 4.12.7.3	Duty	ratio	settino
10010 4.12.7.5	Dury	rano	seiing

The sound level of this buzzer can be set by selecting this duty ratio.

However, when the envelope has been set to ON (ENON = "1"), this setting becomes invalid. At initial reset, this register is set to "0".

ENRST: Envelope reset (FF6CH•D2)

Resets the envelope.

When "1" is written: Reset When "0" is written: No operation Reading: Always "0"

Writing "1" into ENRST resets envelope and the duty ratio becomes maximum. If an envelope has not been added (ENON = "0") and if no buzzer signal is being output, the reset becomes invalid. Writing "0" is also invalid.

This bit is dedicated for writing, and is always "0" for reading.

ENON: Envelope ON/OFF control register (FF6CH•D1)

Controls the addition of an envelope onto the buzzer signal.

When "1" is written: ON When "0" is written: OFF Reading: Valid

Writing "1" into the ENON causes an envelope to be added during buzzer signal output. When a "0" has been written, an envelope is not added. At initial reset, this register is set to "0".

ENRTM: Envelope releasing time selection register (FF6CH•D3)

Selects the envelope releasing time that is added to the buzzer signal.

When "1" is written: $1.0 \sec (125 \operatorname{msec} \times 7 = 875 \operatorname{msec})$ When "0" is written: $0.5 \sec (62.5 \operatorname{msec} \times 7 = 437.5 \operatorname{msec})$ Reading: Valid

The releasing time of the digital envelope is determined by the time for converting the duty ratio.

When "1" has been written in ENRTM, it becomes 125 msec (8 Hz) units and when "0" has been written, it becomes 62.5 msec (16 Hz) units.

At initial reset, this register is set to "0".

SHTPW: One-shot buzzer pulse width setting register (FF6DH•D0)

Selects the output time of the one-shot buzzer.

When "1" is written: 125 msec When "0" is written: 31.25 msec Reading: Valid

Writing "1" into SHTPW causes the one-short output time to be set at 125 msec, and writing "0" causes it to be set to 31.25 msec. It does not affect normal buzzer output. At initial reset, this register is set to "0".

BZSHT: One-shot buzzer trigger/status (FF6DH•D1)

Controls the one-shot buzzer output.

• When writing

When "1" is written: Trigger When "0" is written: No operation

Writing "1" into BZSHT causes the one-short output circuit to operate and a buzzer signal to be output. This output is automatically turned OFF after the time set by SHTPW has elapsed. The one-shot output is only valid when the normal buzzer output is OFF (BZE = "0") and will be invalid when the normal buzzer output is ON (BZE = "1"). When a re-trigger is assigned during a one-shot output, the one-shot output time set with SHTPW is measured again from that point (time extension).

• When reading

When "1" is read: BUSY When "0" is read: READY

During reading BZSHT shows the operation status of the one-shot output circuit. During one-shot output, BZSHT becomes "1" and the output goes OFF, it shifts to "0". At initial reset, this bit is set to "0".

BZSTP: One-shot buzzer stop (FF6DH•D2)

Stops the one-shot buzzer output.

When "1" is written: Stop When "0" is written: No operation Reading: Always "0"

Writing "1" into BZSTP permits the one-shot buzzer output to be turned OFF prior to the elapsing of the time set by SHTPW. Writing "0" is invalid and writing "1" is also invalid except during one-shot output. This bit is dedicated for writing, and is always "0" for reading.

4.12.8 Programming notes

- (1) Since it generates a BZ signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZE register.
- (2) The one-shot output is only valid when the normal buzzer output is OFF (BZE = "0") and will be invalid when the normal buzzer output is ON (BZE = "1").

4.13 SVD (Supply Voltage Detection) Circuit

4.13.1 Configuration of SVD circuit

The E0C63P466 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. It is possible to check an external voltage drop as well as the supply voltage. Turning the SVD circuit ON/OFF and the SVD criteria voltage setting can be done with software. Figure 4.13.1.1 shows the configuration of the SVD circuit.




Fig. 4.13.1.1 Configuration of SVD circuit

4.13.2 Mask option

Besides the supply voltage (VDD terminal–VSS terminal) drop detection, the SVD circuit can detect the external voltage (SVD terminal–VSS terminal) input from the SVD terminal by comparing it with the detected voltage (1.05 V). In the mask ROM model, this function can be enabled or disabled by mask option. In the E0C63P466, this function cannot be disabled.

4.13.3 SVD operation

The SVD circuit compares the criteria voltage set by software and the supply voltage (VDD terminal–Vss terminal) or the external voltage (SVD terminal–Vss terminal) and sets the results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be set by the SVDS3–SVDS0 registers as shown in Table 4.13.3.1.

When "0" is written to the SVDS3–SVDS0 register, the SVD circuit does not compare the supply voltage (VDD terminal–Vss terminal) but compares between the external voltage (SVD terminal–Vss terminal) input from the SVD terminal and 1.05 V.

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)	SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)
0	1	1	1	-	1	1	1	1	3.30
0	1	1	0	-	1	1	1	0	3.20
0	1	0	1	-	1	1	0	1	3.10
0	1	0	0	-	1	1	0	0	3.00
0	0	1	1	-	1	0	1	1	2.90
0	0	1	0	-	1	0	1	0	2.80
0	0	0	1	-	1	0	0	1	-
0	0	0	0	1.05 (external)	1	0	0	0	-

Table 4.13.3.1 Criteria voltage setting

If the criteria voltage is set to 2.7 V or less (SVDS = 9–1), the SVD operation cannot be guaranteed since the lower limit of the operating voltage range in the E0C63P466 is 2.7 V. Furthermore, the detected voltage may be less than 2.7 V due to error even if the criteria voltage is set to 2.8 V. In this case operation cannot be guaranteed. Refer to Chapter 9, "Electrical Characteristics", for the SVD circuit characteristics.

When the SVDON register is set to "1", source voltage or external voltage detection by the SVD circuit is executed. As soon as the SVDON register is reset to "0", the result is loaded to the SVDDT latch and the SVD circuit goes OFF.

To obtain a stable detection result, the SVD circuit must be ON for at least 100μ sec. So, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1"
- 2. Maintain for 100 μsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

When the SVD circuit is ON, the IC draws a large current, so keep the SVD circuit off unless it is.

4.13.4 I/O memory of SVD circuit

Table 4.13.4.1 shows the I/O addresses and the control bits for the SVD circuit.

Register							Comment	
D3	D2	D1	D0	Name	Init *1	1	0	Comment
	01/0.00	01/0.04	01/0.00	SVDS3	0			☐ SVD criteria voltage setting
SVDS3	SVDS2	SVDS1	SVDS0	SVDS2	0			[SVDS3-0] 0 1 2 3 4 5 6 7
R/W			SVDS1	0			Voltage(V) 1.05 (Ext) $ -$	
						$ \begin{bmatrix} [SVDS3-0] & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\ \hline Voltage(V) & - & - & 2.80 & 2.90 & 3.00 & 3.10 & 3.20 & 3.30 \\ \end{bmatrix} $		
1					-			\Box voltage(v) = - 2.80 2.90 5.00 5.10 5.20 5.50 Unused
0	0	SVDDT	SVDON	-	_ *2			Unused
				-		Low	Normal	SVD evaluation data
	R		R/W	-	-			SVD circuit On/Off
	VDS3	D3 D2 VDS3 SVDS2 R/	D3 D2 D1 VDS3 SVDS2 SVDS1 R/W 0 0 SVDDT	D3 D2 D1 D0 VDS3 SVDS2 SVDS1 SVDS0 R/W 0 0 SVDDT SVDON	D3 D2 D1 D0 Name VDS3 SVDS2 SVDS1 SVDS0 SVDS2 R/W SVDS0 SVDS0 SVDS0 0 0 SVDDT SVDON 0*3 0*3	D3 D2 D1 D0 Name Init *1 VDS3 SVDS2 SVDS1 SVDS0 SVDS2 0 SVDS2 SVDS1 SVDS0 SVDS2 0 R/W SVDS0 0 0 0 0 *3 -*2 0 0 SVDDT SVDON 0 *3 -*2 0 *3 SVDDT SVDDT 0 0	D3 D2 D1 D0 Name Init *1 1 VDS3 SVDS2 SVDS1 SVDS0 SVDS2 0 SVDS2 0 R/W SVDS1 SVDS1 0 SVDS1 0 0 0 SVDDT SVDON 0*3 -*2 -*2 0 0 SVDDT SVDDT 0 Low	D3 D2 D1 D0 Name Init *1 1 0 VDS3 SVDS2 SVDS1 SVDS0 SVDS2 0 SVDS2 0 SVDS2 0 SVDS1 SVDS1 0 SVDS2 0 SVDS1 SVDS1 SVDS1 SVDS1 SVDS1 SVDS1 SVDS1 SVD1 SV

Table 4.13.4.1 Control bits of SVD circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SVDS3–SVDS0: SVD criteria voltage setting register (FF04H)

Criteria voltage for SVD is set as shown in Table 4.13.3.1. At initial reset, this register is set to "0".

SVDON: SVD control (ON/OFF) register (FF05H•D0)

Turns the SVD circuit ON and OFF.

When "1" is written: SVD circuit ON When "0" is written: SVD circuit OFF Reading: Valid

When the SVDON register is set to "1", a source voltage detection is executed by the SVD circuit. As soon as SVDON is reset to "0", the result is loaded to the SVDDT latch. To obtain a stable detection result, the SVD circuit must be ON for at least 100 µsec.

At initial reset, this register is set to "0".

SVDDT: SVD data (FF05H•D1)

This is the result of supply voltage detection.

When "0" is read: Supply voltage (VDD–VSS) ≥ Criteria voltage
When "1" is read: Supply voltage (VDD–VSS) < Criteria voltage
Writing: Invalid</pre>

The result of supply voltage detection at time of SVDON is set to "0" can be read from this latch. At initial reset, SVDDT is set to "0".

4.13.5 Programming notes

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least 100 µsec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 100 µsec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

4.14 Interrupt and HALT

<Interrupt types>

The E0C63P466 provides the following interrupt functions.

External interrupt:	 Input interrupt 	(2 systems)
Internal interrupt:	 Watchdog timer interrupt 	(NMI, 1 system)
	 Programmable timer interrupt 	(2 systems)
	 Serial interface interrupt 	(1 system)
	 Timer interrupt 	(4 systems)
	 Stopwatch timer interrupt 	(2 systems)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

The watchdog timer interrupt is an NMI (non-maskable interrupt), therefore, the interrupt is generated regardless of the interrupt flag setting. Also the interrupt mask register is not provided. However, it is possible to not generate NMI since software can stop the watchdog timer operation.

Figure 4.14.1 shows the configuration of the interrupt circuit.

Note: After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

<HALT>

The E0C63P466 has HALT functions that considerably reduce the current consumption when it is not necessary.

The CPU enters HALT status when the HALT instruction is executed.

In HALT status, the operation of the CPU is stopped. However, timers continue counting since the oscillation circuit operates. Reactivating the CPU from HALT status is done by generating a hardware interrupt request including NMI.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)




Fig. 4.14.1 Configuration of the interrupt circuit

4.14.1 Interrupt factor

Table 4.14.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors.

The CPU operation is interrupted when an interrupt factor flag is set to "1" if the following conditions are established.

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is reset to "0" when "1" is written. At initial reset, the interrupt factor flags are reset to "0".

* Since the watchdog timer's interrupt is NMI, the interrupt is generated regardless of the setting above, and no interrupt factor flag is provided.

Interrupt factor	Interrupt factor flag		
Programmable timer 1 (counter $= 0$)	IPT1	(FFF2H•D1)	
Programmable timer 0 (counter $= 0$)	IPT0	(FFF2H•D0)	
Serial interface (8-bit data input/output completion)	ISIF	(FFF3H•D0)	
K00-K03 input (falling edge or rising edge)	IK0	(FFF4H•D0)	
K10-K13 input (falling edge or rising edge)	IK1	(FFF5H•D0)	
Clock timer 1 Hz (falling edge)	IT3	(FFF6H•D3)	
Clock timer 2 Hz (falling edge)	IT2	(FFF6H•D2)	
Clock timer 8 Hz (falling edge)	IT1	(FFF6H•D1)	
Clock timer 32 Hz (falling edge)	IT0	(FFF6H•D0)	
Stopwatch timer (1 Hz)	ISW1	(FFF7H•D1)	
Stopwatch timer (10 Hz)	ISW10	(FFF7H•D0)	

Table 4.14.1.1 Interrupt factors

Note: After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.14.2 Interrupt mask

The interrupt factor flags can be masked by the corresponding interrupt mask registers.

The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.14.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt r	mask register	Interrupt factor flag		
EIPT1	(FFE2H•D1)	IPT1	(FFF2H•D1)	
EIPT0	(FFE2H•D0)	IPT0	(FFF2H•D0)	
EISIF	(FFE3H•D0)	ISIF	(FFF3H•D0)	
EIK0	(FFE4H•D0)	IK0	(FFF4H•D0)	
EIK1	(FFE5H•D0)	IK1	(FFF5H•D0)	
EIT3	(FFE 6H•D3)	IT3	(FFF6H•D3)	
EIT2	(FFE6H•D2)	IT2	(FFF6H•D2)	
EIT1	(FFE6H•D1)	IT1	(FFF6H•D1)	
EIT0	(FFE6H•D0)	IT0	(FFF6H•D0)	
EISW1	(FFE7H•D1)	ISW1	(FFF7H•D1)	
EISW10	(FFE7H•D0)	ISW10	(FFF7H•D0)	

Table 4.14.2.1 Interrupt mask registers and interrupt factor flags

4.14.3 Interrupt vector

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- 1 The content of the flag register is evacuated, then the I flag is reset.
- 2 The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- 3 The interrupt request causes the value of the interrupt vector (0100H–010EH) to be set in the program counter.
- 4 The program at the specified address is executed (execution of interrupt processing routine by software).

Table 4.14.3.1 shows the correspondence of interrupt requests and interrupt vectors.

Interrupt vector	Interrupt factor	Priority
0100H	Watchdog timer	High
0104H	Programmable timer	
0106H	Serial interface	
0108H	K00–K03 input	
010AH	K10-K13 input	
010CH	Clock timer	↓
010EH	Stopwatch timer	Low

Table 4.14.3.1 Interrupt request and interrupt vectors

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

4.14.4 I/O memory of interrupt

Г

Tables 4.14.4.1(a) and (b) show the I/O addresses and the control bits for controlling interrupts.

Address		Reg	ister						Comment
Audress	D3	D2	D1	D0	Name	Init *1	1	0	
	SIK03	SIK02	SIK01	SIK00	SIK03	0	Enable	Disable	
FF20H	511(05	JIKUZ	JIKUT	511(00	SIK02	0	Enable	Disable	K00–K03 interrupt selection register
112011		D	W		SIK01	0	Enable	Disable	Roo Roo merrupt selection register
		K/	vv		SIK00	0	Enable	Disable	
	KCP03	KCP02	KCP01	KCP00	KCP03	1	7	<u>_</u>	
FF22H	KCF03	KCFUZ	KCFUI	KCF UU	KCP02	1	•	ſ	K00–K03 input comparison register
112211		D/	W		KCP01	1	-	ſ	
		10/			KCP00	1	•	ſ	
	SIK13	SIK12	SIK11	SIK10	SIK13	0	Enable	Disable	
FF24H	511(15	JIK12	JIKTI	SIKTU	SIK12	0	Enable	Disable	K10–K13 interrupt selection register
112711		D/	W		SIK11	0	Enable	Disable	
		10/	~~		SIK10	0	Enable	Disable	
	KCP13	KCP12	KCP11	KCP10	KCP13	1		ſ	
FF26H	KOI 13	KOI 12	KOI II	KOI 10	KCP12	1		ſ	K10–K13 input comparison register
112011		D/	W		KCP11	1	<u> </u>	ſ	
		1.	~~~		KCP10	1	•	ſ	
	0	0	EIPT1	EIPT0	0 *3	- *2			Unused
FFE2H			0 *3	- *2			Unused		
	,	२	R	w	EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
		` 	10		EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0)
	0	0	0	EISIF	0 *3	- *2			Unused
FFE3H	-	-	-		0 *3	_ *2			Unused
		R		R/W	0 *3	_ *2			Unused
					EISIF	0 _ *2	Enable	Mask	Interrupt mask register (Serial I/F)
	0	0	0	EIK0	0 *3	_ *2 _ *2			Unused
FFE4H		_	-		0 *3	_ *2 _ *2			Unused
		R		R/W	0 *3	- *2 0	E		Unused
					EIK0	0 _ *2	Enable	Mask	Interrupt mask register (K00–K03)
	0	0	0	EIK1	0 *3 0 *3	- *2 - *2			Unused Unused
FFE5H					0*3	- *2 - *2			
		R		R/W	-		Frable	Maal	Unused
		1			EIK1	0	Enable	Mask	Interrupt mask register (K10–K13)
	EIT3	EIT2	EIT1	EIT0	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFE6H					EIT2 EIT1	0 0	Enable Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
		R/	w			0		Mask	Interrupt mask register (Clock timer 8 Hz)
					EIT0 0 *3	0 _ *2	Enable	Mask	Interrupt mask register (Clock timer 32 Hz) Unused
	0	0	EISW1	EISW10	0*3	_ *2 _ *2			
FFE7H					U *3 EISW1	_ *2 0	Enable	Mack	Unused
	1	२	R/	W			Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
					EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)

Table 4.14.4.1(a)
 Control bits of interrupt (1)

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	IDT1	IDTO	0 *3	_ *2	(R)	(R)	Unused
FFF2H	0	0	IPT1	IPT0	0 *3	_ *2	Yes	No	Unused
FFFZN	F			5.44		0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	f	K	R/W		IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
	0	0	0	ISIF	0 *3	_ *2	(R)	(R)	Unused
FFF3H	0	0	0	ISIF	0 *3	- *2	Yes	No	Unused
гггэп		R		R/W	0 *3	_ *2	(W)	(W)	Unused
		ĸ		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial I/F)
	0	0	0	IK0	0 *3	- *2	(R)	(R)	Unused
FFF4H	0	U	0	IKU	0 *3	_ *2	Yes	No	Unused
111411		R	R/W		0 *3	_ *2	(W)	(W)	Unused
	R		R/W	IK0	0	Reset	Invalid	Interrupt factor flag (K00–K03)	
	0	0	0	IK1	0 *3	- *2	(R)	(R)	Unused
FFF5H	U	0	0		0 *3	_ *2	Yes	No	Unused
111311		R		R/W	0 *3	_ *2	(W)	(W)	Unused
		ĸ		FC/ VV	IK1	0	Reset	Invalid	Interrupt factor flag (K10–K13)
	IT3	IT2	IT1	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H	113	112		110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
111011		D/	/W		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
R/I	~~~		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 32 Hz)		
	0	0	ISW1	ISW10	0 *3	_ *2	(R)	(R)	Unused
FFF7H	0	0	13441	130/10	0 *3	- *2	Yes	No	Unused
	F		D	Ŵ	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	г	`	R/W		ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

Table 4.14.4.1(b) Control bits of interrupt (2)

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

EIPT1, EIPT0: Interrupt mask registers (FFE2H•D1, D0) IPT1, IPT0: Interrupt factor flags (FFF2H•D1, D0)

Refer to Section 4.10, "Programmable Timer".

EISIF: Interrupt mask register (FFE3H•D0)

ISIF: Interrupt factor flag (FFF3H•D0)

Refer to Section 4.11, "Serial Interface".

SIK03–SIK00, SIK13–SIK10: EIK0, EIK1:	Input comparison registers (FF22H, FF26H) Interrupt selection registers (FF20H, FF24H) Interrupt mask registers (FFE4H•D0, FFE5H•D0) Interrupt factor flags (FFF4H•D0, FFF5H•D0) Refer to Section 4.4, "Input Ports".
	Interrupt mask registers (FFE6H) Interrupt factor flags (FFF6H) Refer to Section 4.8, "Clock Timer".
	Interrupt mask registers (FFE7H•D1, D0) Interrupt factor flags (FFF7H•D1, D0) Refer to Section 4.9, "Stopwatch Timer".

4.14.5 Programming notes

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

CHAPTER 5 PROM PROGRAMMING AND OPERATING MODE

The E0C63P466 has built-in Flash EEPROMs as the code ROM and the data ROM that allow the developer to program the ROM data using the exclusive PROM writer (Universal ROM Writer II). This chapter explains the PROM programmer that controls data writing and the writing mode.

5.1 Configuration of PROM Programmer

The configuration of the PROM programmer is shown in Figure 5.1.1.




Fig. 5.1.1 Configuration of PROM programmer

The PROM programmer supports the following two writing modes.

- 1) Serial Programming
- 2) Parallel Programming

Serial programming mode uses the serial communication ports of the PROM writer and E0C63P466 to write data. This mode enables on-board programming by designing the target board with a serial writing function. In parallel programming mode, the on-chip Flash ROM can be directly programmed using the exclusive PROM writer with the adaptor socket installed. Refer to Section 5.2, "Operating Mode", for each programming method.


Terminals

The E0C63P466 provides the following terminals for programming the Flash EEPROM.


VDDF Power supply (+) terminal for Flash EEPROM (The VDDF terminal should be connected to VDD.) SPRG Flash programming control terminal (pull-up resistor built-in) When set to High Normal operation mode (The CPU executes the program in the Flash EEPROM.) When set to Low Programming mode (for writing data to the Flash EEPROM) SCLK Serial transfer clock input/output terminal for Serial Programming (pull-up resistor built-in) RXD Serial data input terminal for Serial Programming (pull-up resistor built-in) TXD Serial data output terminal for Serial Programming CLKIN PROM programmer clock input terminal (1 MHz; pull-up resistor built-in) RSTOUTTest signal monitor terminal (Not used when writing; keep it open) VEPEXT Test signal monitor terminal (Not used when writing; keep it open)

The eight terminals above are provided exclusively for the Flash EEPROM. The E0C63454, E0C63458 and E0C63466 do not have these terminals.

EPSON












Fig. 5.1.2 Terminal specifications

5.2 Operating Mode

Three operating modes are available in the E0C63P466: one is for normal operation and the others are for programming.

The operating mode is decided by the terminal setting at power-on or initial reset.

When the SPRG terminal is set to Low, the E0C63P466 enters serial programming mode. To operate the E0C63P466 in normal operation mode (to execute the instruction written to the Flash EEPROM after programming), the SPRG terminal should be set to High or open.

The parallel programming including the mode switching and terminal settings is controlled by the exclusive PROM writer.

Table 5.2.1 lists the operating modes.

Tuble 5.2.1 Mode setting by SFKO terminat						
Operating mode	SPRG terminal					
Normal Operation mode	High or open					
Serial Programming mode	Low					
Parallel Programming mode	Set by the PROM writer					

Table 5.2.1 Mode setting by SPRG terminal

5.2.1 Normal operation mode

In this mode, the E0C63000 core CPU and the peripheral circuits operate by the instructions programmed in the Flash EEPROM. The Flash EEPROM bit data is set to "1" at shipment.

In normal operation mode, set the terminals for programming the Flash EEPROM as shown in Table 5.2.1.1. The board must be designed so that the terminal settings cannot be changed while the IC is operating.

Terminal	Set-up
VDDF	Supply the same voltage as VDD
SPRG	High or open
SCLK	High or open
RXD	High or open
TXD	Open
CLKIN	High or open
RSTOUT	Open
VEPEXT	Open

Table 5.2.1.1 Terminal settings in normal operation mode

5.2.2 Serial programming mode

Serial programming mode writes data to the Flash EEPROM using a serial communication between the exclusive PROM writer (Universal ROM Writer II) and the E0C63P466. By providing a serial communication port on the target board, the E0C63P466 on the board can be programmed (on-board writing).

Table 5.2.2.1 Terminal settings in serial programming mode

Terminal	Set-up
VDDF	Supply the same voltage as VDD
SPRG	Low (Normal mode, High)
SCLK	Connected to the PROM writer
RXD	Connected to the PROM writer
TXD	Connected to the PROM writer
CLKIN	Connected to the PROM writer
RSTOUT	Open
VEPEXT	Open

When the SPRG terminal is set to Low, the E0C63P466 starts operating in serial programming mode after power-on or an initial reset.

Be sure not to change the SPRG terminal status during normal operation or serial programming, because the operating mode may change according to the terminal status.

The serial programming is performed using the 1 MHz clock supplied from the PROM writer to the CLKIN terminal. Take noise measure into consideration so that noise does not affect the clock line input to the CLKIN terminal when designing the target board.

The PROM writer does not supply the source voltage to the E0C63P466 during serial programming. Therefore, supply a 5 V source voltage between the VDD and Vss terminals and between the VDDF and Vss terminals of the E0C63P466. Furthermore, to start a serial programming, an initial reset to the E0C63P466 is required. Use the RESET terminal to reset the E0C63P466 securely.

5.2.3 Parallel programming mode

The parallel programming can be performed by installing the E0C63P466 to the exclusive PROM writer via the adaptor socket. In this mode, it is not necessary to set up the programming terminals since it is controlled by the exclusive PROM writer. For the E0C63P466, the adaptor socket for the QFP17-144pin package only is available. Note that the QFP8-144pin package is not supported.

Table 5.2.5.1 Adapter socket						
Package type	Adapter socket support					
QFP17-144pin	Available					
QFP8-144pin	Not available					

When using a package other than QFP17-144pin or a die form, perform on-board programming in Serial Programming mode.

CHAPTER 6 DIFFERENCES FROM MASK ROM MODELS

This chapter explains the differences in functions (except for the Flash EEPROM block) between the E0C63P466 and the mask ROM models (E0C63454, E0C63458 and E0C63466).

6.1 Mask Option

The mask option items are fixed in the E0C63P466 as shown in the table below.

Mask option	$5.1.1 E0C03P_{\odot}$	Setting		
OSC1 oscillation circuit		Crystal oscillation (32.768 kHz)		
OSC3 oscillation circuit		Use <ceramic> or Not use</ceramic>		
Multiple key entry reset combination		Not use		
Multiple key entry reset time authoriz	ation	Not use		
Input port pull-up resistor	K00	With pull-up resistor		
	K01	With pull-up resistor		
	K02	With pull-up resistor		
	K03	With pull-up resistor		
	K10	With pull-up resistor		
	K11	With pull-up resistor		
	K12	With pull-up resistor		
	K13	With pull-up resistor		
Output port specification	R00	Complementary		
	R01	Complementary		
	R02	Complementary		
	R03 Complementary			
	R1x	Complementary		
	R2x	Complementary		
I/O port specification	P0x	Complementary		
	P1x	Complementary		
	P20	Complementary		
	P21	Complementary		
	P22	Complementary		
	P23	Complementary		
I/O port pull-up resistor	P0x	With pull-up resistor		
	P1x	With pull-up resistor		
	P20	With pull-up resistor		
	P21	With pull-up resistor		
	P22	With pull-up resistor		
	P23	With pull-up resistor		
LCD drive power		Internal power supply		
Serial interface polarity		Negative polarity		
SVD circuit external voltage detection		Use		
Sound generator buzzer output specifi	ication	Positive polarity		

Table 6.1.1 E0C63P466 mask option

6.2 Power Supply

Since the E0C63P466 is produced using the Flash EEPROM process, the characteristics are different from those of the mask ROM models.

Operating voltage range

E0C63P466

E0C63P466:	2.7 to 5.5 V
E0C63454:	2.2 to 5.5 V (Min. 1.8 V when the OSC3 is not used)
E0C63458:	2.2 to 5.5 V (Min. 1.8 V when the OSC3 is not used)
E0C63466:	2.2 to 5.5 V (Min. 1.8 V when the OSC3 is not used)

The circuit blocks of the E0C63P466 except for the OSC1 oscillation circuit and LCD driver (CPU, ROM, RAM and peripheral digital circuits) operate with the source voltage supplied between the VDD and Vss terminals. Therefore, the VDC register (FF00H•D0) is invalidated and is used as a general-purpose register. Writing "1" or "0" to this register does not affect the VD1 output voltage level.

Table 6.2.1 I/O memory FF00H (CPU operating voltage)

Re		Reg	Register						Comment								
Address	D3	D2	D1	D0	Name	Init	1	0	Comment								
				CLKCHG	0	OSC3	OSC1	CPU clock switch									
	CLKCHG OSCO	OSCC	SCC 0	VDC	OSCC	0	On	Off	OSC3 oscillation On/Off								
FF00H	DIM		D	D	D	D			DAM				0	-			Unused
R/W		R/W		R R/W	VDC	0	1	0	CPU operating voltage switch								

E0C63454, E0C63458, E0C63466

Address		Reg	Register						Comment	
Address	D3	D2	D1	D0	Name	Init	1	0	Comment	
				CLKCHG	0	OSC3	OSC1	CPU clock switch		
	CLKCHG OSCC	OSCC		VDC	OSCC	0	On	Off	OSC3 oscillation On/Off	
FF00H		6	DAM	0	-			Unused		
R/W		R R/W		VDC	0	2.2 V	1.3 V	CPU operating voltage switch (1.3 V: OSC1, 2.2 V: OSC3)		

Power supply terminal for the Flash EEPROM (VDDF)

The E0C63P466 has a power supply (+) terminal exclusively for use with the Flash EEPROM block (VDDF). In Serial Programming mode or Normal Operation mode, the VDDF terminal should be connected to the VDD terminal so that the VDD voltage level is supplied to the VDDF terminal.

Power supply terminal for the OSC1 oscillation circuit (VD1)

The VD1 voltage that is generated by the internal voltage regulator is used only for the OSC1 oscillation circuit to stabilize the oscillation. As explained above, the VDC register (FF00H•D0) does not affect the VD1 output voltage. In the E0C63P466, the VD1 voltage is fixed as follows:

VD1 output voltage = 1.85 V \pm 0.3 V

Power supply for driving the LCD (Vc1 to Vc5)

The LCD system voltage circuit in the E0C63P466 generates the four voltages (for 1/4 bias): VC1, VC2, VC4 and VC5. As similar to the E0C63454, E0C63458 and E0C63466, VC1 or VC2 is generated by the internal voltage regulator and the other three voltages are generated by boosting and reducing it. Table 6.2.2 lists the voltage values.

LCD drive voltage	VDD = 2.7 to 5.5V		
VC1 (0.975 to 1.2 V)	VC1 (standard)	$1/2 \times VC_2$	
Vc2 (1.950 to 2.4 V)	$2 \times VC1$	VC2 (standard)	
VC4 (2.925 to 3.6 V)	$3 \times V_{C1}$	$3/2 \times VC_2$	
VC5 (3.900 to 4.8 V)	$4 \times VC1$	$2 \times VC2$	

Table 6.2.2 LCD drive voltage

Since the minimum operating voltage of the E0C63P466 is 2.7 V, either VC1 standard or VC2 standard can be selected. VC2 standard can improve the display quality and reduce current consumption. However, in the mask ROM model, VC1 standard must be selected when using the IC with a 2.6 V or less operating voltage VDD. Take this into consideration when creating a program.

6.3 ROM, RAM

The E0C63P466 employs a Flash EEPROM for the internal ROM. The Flash EEPROM can be rewritten up to 100 times. Rewriting data is done at the user's own risk. Table 6.3.1 lists the internal memory size of each model.

Memory	E0C63P466	E0C63454	E0C63458	E0C63466
Code ROM	16K × 13 bits	$4K \times 13$ bits	$8K \times 13$ bits	16K × 13 bits
Data RAM	$5,120 \times 4$ bits	$1,024 \times 4$ bits	$5,120 \times 4$ bits	1,792 × 4 bits
Data ROM	$2K \times 4$ bits			
Display RAM	$1,020 \times 4$ bits	680×4 bits	$1,020 \times 4$ bits	$1,020 \times 4$ bits

Table 6.3.1 Memory size

The code ROM and data ROM of the E0C63P466 is a Flash EEPROM and can be rewritten using the exclusive PROM writer. The size is set according to the largest model among the E0C63454, E0C63458 and E0C63466. When developing an application for the E0C634xx Series mask ROM model, pay attention to the memory size.

6.4 Input/Output Ports and LCD Driver

The configuration of the input/output ports and LCD driver of the E0C63P466 is the same as that of the E0C63466. Table 6.4.1 lists the configuration of each model.

Table of the Conjugation of the full of the first and DeD at the								
Port	E0C63P466	E0C63454	E0C63458	E0C63466				
Input (K) port	8 bits	4 bits	8 bits	8 bits				
Output (R) port	12 bits	4 bits	12 bits	12 bits				
I/O (P) port	12 bits	8 bits	12 bits	12 bits				
LCD driver	$60SEG \times 17COM$	$40SEG \times 17COM$	$60SEG \times 17COM$	$60SEG \times 17COM$				

Table 6.4.1 Configuration of input/output ports and LCD driver

Note that the E0C63454 supports only one system of the external input interrupt since the input port is configured with 4 bits (K00–K03). Refer to the "E0C63454 Technical Manual" for details.

6.5 Oscillation Circuit

The E0C63P466 has two oscillation circuits built-in: OSC1 generates a low-speed clock and OSC3 generates a high-speed clock. In the E0C63454, E0C63458 and E0C63466, the OSC1 and OSC3 oscillation circuits operate with the internal regulated voltage VD1, note, however, the OSC3 oscillation circuit in the E0C63P466 operates with the supply voltage VDD. Therefore, the oscillation characteristics of the E0C63P466 are different from those of the mask ROM model (E0C634xx). When using the E0C63P466 as a development tool for the mask ROM model, the constant of the OSC3 oscillation circuit must be decided according to the characteristics of the mask ROM model. Also the OSC1 oscillation circuit of the E0C63P466 has differences in its production process from the mask ROM models. The constant must be decided according to the characteristics of the mask ROM model.

Table 6.5.1 lists the configuration of the oscillation circuits for each model.

	10010 01011 0	engigun anton og obe	indition enemi	
Oscillation circuit	E0C63P466	E0C63454	E0C63458	E0C63466
OSC1	Crystal	Crystal	Crystal	Crystal
	32.768 kHz	32.768 kHz	32.768 kHz	32.768 kHz
		CR	CR	CR
	-	60 kHz (Typ.)	60 kHz (Typ.)	60 kHz (Typ.)
OSC3		CR	CR	CR
	_	1.8 MHz (Typ.)	1.8 MHz (Typ.)	1.8 MHz (Typ.)
	Ceramic	Ceramic	Ceramic	Ceramic
	4.1 MHz (Max.)	4.1 MHz (Max.)	4.1 MHz (Max.)	4.1 MHz (Max.)

Table 6.5.1 Configuration of oscillation circuit

* In the mask ROM models, either crystal or CR can be selected for the OSC1 oscillation circuit by mask option and either CR or ceramic can be selected for the OSC3 oscillation circuit.

6.6 SVD Circuit

The E0C63P466 has a built-in SVD (Supply Voltage Detection) circuit with the same configuration as that of the mask ROM model (E0C634xx). However, the mask option is fixed at "with external voltage detection".

Table 6.6.1 lists the criteria voltages.

	1	10010 01	011 012	ernerna vonage nsi	
SVDS3	SVDS2	SVDS1	SVDS0	Criteria vo	oltage (V)
37033	37032	37031	37030	E0C63P466	E0C634xx
0	0	0	0	1.05 (external voltage)	1.85 / 1.05
0	0	0	1	-	1.90
0	0	1	0	-	2.00
0	0	1	1	-	2.10
0	1	0	0	-	2.20
0	1	0	1	-	2.30
0	1	1	0	-	2.40
0	1	1	1	-	2.50
1	0	0	0	-	2.60
1	0	0	1	-	2.70
1	0	1	0	2.80	2.80
1	0	1	1	2.90	2.90
1	1	0	0	3.00	3.00
1	1	0	1	3.10	3.10
1	1	1	0	3.20	3.20
1	1	1	1	3.30	3.30

Table 6.6.1 SVD criteria voltage list

A criteria voltage can be set using the SVDS0–SVDS3 register (FF04H).

Since the minimum operating voltage of the E0C63P466 is 2.7 V, 2.7 V or less criteria voltages are not available. Be aware that the SVD circuit in the E0C63P466 may not operate when a 2.7 V or less criteria voltage is selected.

For the software control sequence of the SVD circuit, refer to the "E0C634xx Technical Manual".

CHAPTER 7 SUMMARY OF NOTES

7.1 Notes for Low Current Consumption

The E0C63P466 contains control registers for each of the circuits so that current consumption can be reduced.

These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.

The following lists the circuits that can control operation and their control registers. Refer to these when programming.

	0
Circuit (and item)	Control register
CPU	HALT instruction
CPU operating frequency	CLKCHG, OSCC
LCD system voltage circuit	LPWR
SVD circuit	SVDON

Table 7.1.1 Circuits and control registers

Refer to Chapter 9, "Electrical Characteristics" for current consumption.

Below are the circuit statuses at initial reset.

CPU: Operating status

CPU operating frequency: Low speed side (CLKCHG = "0") OSC3 oscillation circuit is in OFF status (OSCC = "0")

LCD system voltage circuit: OFF status (LPWR = "0")

SVD circuit: OFF status (SVDON = "0")

Also, be careful about panel selection because the current consumption can differ by the order of several μ A on account of the LCD panel characteristics.

7.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

Memory and stack

- (1) Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the display memory area and the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to Section 4.7.5, "Display memory", for the display memory, and the I/O memory maps shown in Tables 4.1.1 (a)–(e) for the peripheral I/O area.
- (2) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (3) The E0C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the E0C63P466 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

Watchdog timer

When the watchdog timer is being used, the software must reset it within 3-second cycles. Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

Oscillation circuit

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) In the E0C63P466, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0".

When using the E0C63P466 as a development tool for the E0C63454/63458/63466, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

CHAPTER 7: SUMMARY OF NOTES

Input port

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 330 k Ω

(2) The K13 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K13 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.

Output port

- When using the output port (R02, R03) as the special output port, fix the data register (R02, R03) at "1" and the high impedance control register (R02HIZ, R03HIZ) at "0" (data output). Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R02 and R03 registers when the special output has been selected. Be aware that the output terminal shifts into high impedance status when "1" is written to the high impedance control register (R02HIZ, R03HIZ).
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.
 Before to Section 4.2 "Oscillation Circuit" for the control on displayed as the section.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

I/O port

(1) When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 330 k Ω

(2) When special output (CL, FR) has been selected, a hazard may occur when the signal is turned ON or OFF.

LCD driver

- (1) When a program that access no memory mounted area (F078H–F0FFH, F178H–F1FFH, F201H, F203H, ..., F277H) is made, the operation is not guaranteed.
- (2) Because at initial reset, the contents of display memory and LC3–LC0 (LCD contrast) are undefined, there is need to initialize by the software. Furthermore, take care of the registers LPWR and ALOFF because these are set so that the display goes OFF.

Clock timer


Be sure to read timer data in the order of low-order data (TM0-TM3) then high-order data (TM4-TM7).

Stopwatch timer

When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 μ sec (1/4 cycle of 256 Hz).

Programmable timer

- (1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec (when fosc1 is 32.768 kHz) of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).
- (2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops. Figure 7.2.1 shows the timing chart for the RUN/STOP control.



It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.

Serial interface

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source of the programmable timer or in the slave mode.

Sound generator

- (1) Since it generates a BZ signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes ON/OFF due to the setting of the BZE register.
- (2) The one-shot output is only valid when the normal buzzer output is OFF (BZE = "0") and will be invalid when the normal buzzer output is ON (BZE = "1").

SVD circuit

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least $100 \ \mu$ sec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for $100 \, \mu sec$ minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

Interrupt

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.


Flash EEPROM

- (1) The Flash EEPROM bit data is set to "1" at shipment. Therefore, it must be programmed before operating the IC in the normal operation mode (refer to Appendix).
- (2) The Flash EEPROM data can be rewritten up to 100 times for both the code and data ROMs. Rewriting data is done at the user's own risk.

7.3 Precautions on Mounting

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.). In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the right hand figure, make a VSS pattern as large as possible at circumscription of the OSC1, OSC2, OSC3 and OSC4 terminals and the components connected to these terminals. Furthermore, do not use this VSS pattern for any purpose other than the oscillation system.




• In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/OSC3 and VDD, please keep enough distance between OSC1/OSC3 and VDD or other signals on the board pattern.

<Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
 Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortest line.

<Power Supply Circuit>

- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD, VDDF and VSS terminal with patterns as short and large as possible.
 - (2) When connecting between the VDD/VDDF and VSS terminals with a bypass capacitor, the terminals should be connected as short as possible.




(3) Components which are connected to the VD1, VC1–VC5 terminals, such as capacitors and resistors, should be connected in the shortest line.

In particular, the VC1–VC5 voltages affect the display quality.

Do not connect anything to the VC1–VC5 terminals when the LCD driver is not used.

<Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction. Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit.




<Precautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.

CHAPTER 8 BASIC EXTERNAL WIRING DIAGRAM

• Normal operation mode




X'tal	Crystal oscillator	32.768 kHz, CI(Max.) = 34 kΩ
Cgx	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	4 MHz
CGC	Gate capacitor	30 pF
CDC	Drain capacitor	30 pF
C1–C8	Capacitor	0.2 μF
C9	Capacitor	0.1 μF
СР	Capacitor	3.3 µF
CRES	RESET terminal capacitor	0.1 μF

Notes: • In the E0C63P466, hardware options are fixed as follows:

- OSC1 Crystal oscillation OSC3 Ceramic oscillation LCD drive voltage Internal power supply SVD external voltage detection Used Sound generator output specification ... Positive polarity
- The above table is simply an example, and is not guaranteed to work.

Serial programming mode



X'tal	Crystal oscillator	32.768 kHz, CI(Max.) = 34 kΩ
Cgx	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	4 MHz
CGC	Gate capacitor	30 pF
CDC	Drain capacitor	30 pF
C1–C8	Capacitor	0.2 μF
C9	Capacitor	0.1 μF
Ср	Capacitor	3.3 µF
CRES	RESET terminal capacitor	0.1 μF

Note: The above table is simply an example, and is not guaranteed to work.

CHAPTER 9 ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Rating

		(Vs	s=0V)
Item	Symbol	Rated value	Unit
Supply voltage	VDD	-0.5 to 7.0	V
PROM power volrtage	VDDF	-0.5 to 7.0	V
Input voltage (1)	VI	-0.5 to VDD + 0.3	V
Input voltage (2)	VIOSC	-0.5 to VDD + 0.3	V
Permissible total output current *1	ΣIVDD	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	-
Permissible dissipation *2	PD	250	mW

*1 The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

*2 In case of plastic package (QFP8-144pin, QFP17-144pin).

9.2 Recommended Operating Conditions

				Γ)	a=-20 to	70°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	VDD	Vss=0V	2.7		5.5	V
PROM power voltage	VDDF	Normal mode	2.7		5.5	V
		Programming mode	4.5	5.0	5.5	V
Oscillation frequency	fosc1	Crystal oscillation		32.768		kHz
	fosc3	Ceramic oscillation			4.1	MHz
SVD terminal input voltage	SVD	$V_{SVD} \leq V_{DD}, V_{SS} = 0V$	0		5.5	V

9.3 DC Characteristics

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, Ta=25°C, VD1/VC1/VC2/VC4/VC5 are internal voltage, C1-C8=0.2µF

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13	0.8-VDD		VDD	V
			P00-03, P10-13, P20-23				
High level input voltage (2)	VIH2		RESET, TEST	0.9-Vdd		VDD	V
Low level input voltage (1)	VIL1		K00-03, K10-13	0		$0.2 \cdot V dd$	V
			P00-03, P10-13, P20-23				
Low level input voltage (2)	VIL2		RESET, TEST	0		$0.1 \cdot V dd$	V
High level input current	IIH	VIH=3.0V	K00-03, K10-13	0		0.5	μA
			P00-03, P10-13, P20-23				
			RESET, TEST				
Low level input current (1)	IIL1	VIL1=VSS	K00-03, K10-13	-0.5		0	μA
		No Pull-up	P00-03, P10-13, P20-23				
			RESET, TEST				
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13	-16	-10	-6	μΑ
		With Pull-up	P00-03, P10-13, P20-23				
			RESET, TEST				
High level output current (1)	Іоні	Voh1=0.9·Vdd	R00-03, R10-13, R20-23			-2	mA
			P00-03, P10-13, P20-23				
High level output current (2)	IOH2	Voh2=0.9·Vdd	BZ			-2	mA
Low level output current (1)	IOL1	Vol1=0.1·VDD	R00-03, R10-13, R20-23	3			mA
			P00-03, P10-13, P20-23				
Low level output current (2)	IOL2	VOL2=0.1.VDD	BZ	3			mA
Common output current	Іонз	Vон3=Vc5-0.05V	COM0-16			-25	μA
	IOL3	VOL3=VSS+0.05V		25			μA
Segment output current	IOH4	Voh4=Vc5-0.05V	SEG0-59			-10	μA
	IOL4	VOL4=VSS+0.05V		10			μA

Unless otherwise specified:

VDD=5.0V, Vss=0V, fosc1=32.768kHz, Ta=25°C, VD1/VC1/VC2/VC4/VC5 are internal voltage, C1-C8=0.2µF

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10-13	0.8-Vdd		VDD	V
			P00-03, P10-13, P20-23				
High level input voltage (2)	VIH2		RESET, TEST	0.9-Vdd		VDD	V
Low level input voltage (1)	VIL1		K00-03, K10-13	0		$0.2 \cdot VDD$	V
			P00-03, P10-13, P20-23				
Low level input voltage (2)	VIL2		RESET, TEST	0		0.1-VDD	V
High level input current	Іін	VIH=5.0V	K00-03, K10-13	0		0.5	μΑ
			P00-03, P10-13, P20-23				
			RESET, TEST				
Low level input current (1)	IIL1	VIL1=VSS	K00-03, K10-13	-0.5		0	μΑ
		No Pull-up	P00-03, P10-13, P20-23				
		-	RESET, TEST				
Low level input current (2)	IIL2	VIL2=VSS	K00-03, K10-13	-25	-15	-10	μA
		With Pull-up	P00-03, P10-13, P20-23				
		_	RESET, TEST				
High level output current (1)	Іоні	Voh1=0.9·Vdd	R00-03, R10-13, R20-23			-5	mA
			P00-03, P10-13, P20-23				
High level output current (2)	IOH2	Voh2=0.9·Vdd	BZ			-5	mA
Low level output current (1)	IOL1	Vol1=0.1·VDD	R00-03, R10-13, R20-23	7.5			mA
_			P00-03, P10-13, P20-23				
Low level output current (2)	IOL2	VOL2=0.1·VDD	BZ	7.5			mA
Common output current	Іонз	VOH3=VC5-0.05V	COM0-16			-25	μΑ
_	IOL3	VOL3=VSS+0.05V	1	25			μA
Segment output current	IOH4	V0H4=VC5-0.05V	SEG0-59			-10	μA
	IOL4	VOL4=VSS+0.05V	1	10			μA

9.4 Analog Circuit Characteristics and Power Current Consumption

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, CG=25pF, Ta=25°C, VD1/VC1/VC2/VC4/VC5 are internal voltage, C1-C8=0.2µF

ltem	Symbol	CG=25pF, Ta=25°C, VD1/VC1/VC2/VC4/ Condition	, es ure mierrit	Min.	Typ.	Max.	Unit
LCD drive voltage	VC1	Connect 1 M Ω load resistor	LC0-3="0"		0.975		V
(when VC1 standard is selected)		between Vss and Vc1	LC0-3="1"		0.990		
,		(without panel load)	LC0-3="2"		1.005	1	
			LC0-3="3"		1.020		
			LC0-3="4"		1.035		
			LC0-3="5"		1.050	1	
			LC0-3="6"		1.065		
			LC0-3="7"	Тур.	1.080	Тур.	
			LC0-3="8"	×0.88	1.095	×1.12	
			LC0-3="9"		1.110	1	
			LC0-3="10"		1.125	1	
			LC0-3="11"		1.140		
			LC0-3="12"		1.155	1	
			LC0-3="13"		1.170		
			LC0-3="14"		1.185		
			LC0-3="15"		1.200	1	
	VC2	Connect 1 M Ω load resistor between V	ss and Vc2	2.VC1		2.VC1	V
		(without panel load)				×0.9	
	VC4	Connect 1 M Ω load resistor between V	ss and VC4	3.VC1		3-VC1	V
		(without panel load)				×0.9	
	VC5	Connect 1 M Ω load resistor between V	ss and Vc5	4·Vc1		4·Vc1	V
		(without panel load)				×0.9	
LCD drive voltage	VC1	Connect 1 MQ load resistor between V	ss and VC1	1/2·Vc2		1/2·Vc2	V
(when Vc2 standard is selected)		(without panel load)		-0.1		×0.95	
	VC2	Connect 1 MQ load resistor	LC0-3="0"		1.95		V
		between Vss and Vc2	LC0-3="1"		1.98		
		(without panel load)	LC0-3="2"		2.01		
			LC0-3="3"		2.04		
			LC0-3="4"		2.07		
			LC0-3="5"		2.10		
			LC0-3="6"		2.13		
			LC0-3="7"	Тур.	2.16	Тур.	
			LC0-3="8"	×0.88	2.19	×1.12	
			LC0-3="9"		2.22		
			LC0-3="10"		2.25		
			LC0-3="11"		2.28		
			LC0-3="12"		2.31		
			LC0-3="13"		2.34		
			LC0-3="14"		2.37		
			LC0-3="15"		2.40		
	VC4	Connect 1 M Ω load resistor between V	ss and Vc4	3/2·Vc2		3/2·Vc2	V
		(without panel load)		×0.95			
	VC5	Connect 1 M Ω load resistor between V	ss and Vc5	2·Vc2		2·Vc2	V
		(without panel load)		×0.95			

CHAPTER 9: ELECTRICAL CHARACTERISTICS

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, CG=25pF, Ta=25°C, VD1/Vc1/Vc2/Vc4/Vc5 are internal voltage, C1-C8=0.2µF

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD voltage	VSVD	SVDS0-3="0" (external)*3	0.95	1.05	1.20	V
		SVDS0-3="1"		-		
		SVDS0-3="2"		-		
		SVDS0-3="3"		-		
		SVDS0-3="4"		-		
		SVDS0-3="5"		-		
		SVDS0-3="6"		-		
		SVDS0-3="7"	Тур.	-	Тур.	
		SVDS0-3="8"	×0.93	-	×1.07	
		SVDS0-3="9"		-		
		SVDS0-3="10"		2.80	1	
		SVDS0-3="11"		2.90	1	
		SVDS0-3="12"		3.00		
		SVDS0-3="13"		3.10	1	
		SVDS0-3="14"		3.20	1	
		SVDS0-3="15"		3.30		
SVD circuit response time	tsvd				100	μS
Current consumption	IOP	During HALT (32 kHz crystal oscillation),		2.5	6	μA
		LCD power OFF *1, *2				
		During HALT (32 kHz crystal oscillation),		12	20	μA
		LCD power ON (Vc1 standard) *1, *2				
		During HALT (32 kHz crystal oscillation),		11	19	μA
		LCD power ON (Vc2 standard) *1, *2				
		During execution (32 kHz crystal oscillation),		90	150	μA
		VDD=3.0V *1, *2				
		During execution (32 kHz crystal oscillation),		300	500	μA
		VDD=5.0V *1, *2				
		During execution (4 MHz ceramic oscillation),		1	1.5	mA
		VDD=3.0V *1				
		During execution (4 MHz ceramic oscillation),		2.3	3.5	mA
		VDD=5.0V *1				

*1 Without panel load. The SVD circuit is OFF.

*2 OSCC = "0"

*3 Do not apply a voltage without the supply voltage range (Vss-VDD) to the SVD terminal.

9.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, fosc1=32.768kHz, CG=25pF, CD=built-in, Ta=-20 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (Vsta=VDD)	2.7			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vstp=VDD)	2.7			V
Built-in capacitance (drain)	Cd	Including the parasitic capacitance inside the IC (in chip)		18		pF
Frequency/voltage deviation	∂f/∂V	VDD=2.7 to 5.5V			5	ppm
Frequency/IC deviation	∂f/∂IC		-10		10	ppm
Frequency adjustment range	∂f/∂Cg	CG=5 to 25pF		50		ppm
Harmonic oscillation start voltage	Vhho	$C_{G=5pF}(V_{DD})$	5.5			V
Permitted leak resistance	Rleak	Between OSC1 and Vss	200			MΩ

OSC3 ceramic oscillation circuit

Unless otherwise specified:

VDD=3.0V, Vss=0V, Ceramic oscillator: 4MHz, CGC=CDC=30pF, Ta=-20 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	(Vsta=VDD)	2.7			V
Oscillation start time	tsta	VDD=2.7 to 5.5V			5	mS
Oscillation stop voltage	Vstp	(Vstp=VDD)	2.7			V

9.6 Serial Interface AC Characteristics

Clock synchronous master mode

• During 32 kHz operation

Condition: VDD=3.0V, Vss=0V, Ta=25°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			5	μS
Receiving data input set-up time	tsms	10			μS
Receiving data input hold time	tsmh	5			μS

• During 1 MHz operation

Condition: VDD=3.0V, Vss=0V, Ta=25°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			200	nS
Receiving data input set-up time	tsms	400			nS
Receiving data input hold time	tsmh	200			nS

Note that the maximum clock frequency is limited to 1 MHz.

Clock synchronous slave mode

• During 32 kHz operation

 $Condition: V \text{DD}=3.0 \text{V}, V \text{SS}=0 \text{V}, Ta=25^{\circ}\text{C}, V \text{IH}1=0.8 \text{V}\text{DD}, V \text{IL}1=0.2 \text{V}\text{DD}, V \text{OH}=0.8 \text{V}\text{DD}, V \text{OL}=0.2 \text{V}\text{DD}$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			10	μS
Receiving data input set-up time	tsss	10			μS
Receiving data input hold time	tssh	5			μS


• During 1 MHz operation

Condition: VDD=3.0V, Vss=0V, Ta=25°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD


Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			500	nS
Receiving data input set-up time	tsss	400			nS
Receiving data input hold time	tssh	200			nS

Note that the maximum clock frequency is limited to 1 MHz.

<Master mode>




<Slave mode>



9.7 Timing Chart


System clock switching



In the E0C63P466, the VDC register value does not affect the VD1 voltage level. However, note that the CPU clock cannot be switched from OSC1 to OSC3 using the CLKCHG register if the VDC register value is "0".

Set the VDC register to "1" before switching the CPU clock from OSC1 to OSC3 in the E0C63P466. When using the E0C63P466 as a development tool for the E0C63454/63458/63466, switch the operating voltage using the VDC register according to the control sequence of the model (refer to the "Technical Manual").

9.8 Characteristics Curves (reference value)




High level output current (Rxx, Pxx, BZ, Typ. value)

OSC1: 32.768kHz crystal oscillation, Vss = 0V, no panel load, CGx = 25pF, CGc = CDc = 30pF, C1–C8 = $0.2\mu F$ This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.


The output terminals should be used within the rated value of permissible total output current.

Low level output current (Rxx, Pxx, BZ, Typ. value)



OSC1: 32.768kHz crystal oscillation, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cpc = 30pF, C1–C8 = $0.2\mu F$ This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.


The output terminals should be used within the rated value of permissible total output current.



Vc1/Vc2 output voltage-temperature characteristic (Typ. value)


OSC1: 32.768kHz crystal oscillation, VDD = 3V, Vss = 0V, no panel load, CGx = 25pF, CGc = CDc = 30pF, C1–C8 = 0.2μ F The LCD drive voltage output from the internal LCD drive power circuit varies depending on temperature. This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

Vc1/Vc2 output voltage-supply voltage characteristic (Typ. value)



OSC1: 32.768kHz crystal oscillation, Ta = 25°C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cbc = 30pF, C1–C8 = 0.2μ F, LC3–LC0 = 7


This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.



SVD external voltage detection level-supply voltage characteristic (Typ. value)


OSC1: 32.768kHz crystal oscillation, Ta = 25° C, Vss = 0V, no panel load, CGX = 25pF, CGC = CDC = 30pF, C1–C8 = $0.2\mu F$ The external voltage detection level varies depending on the supply voltage. This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

SVD external voltage detection level-temperature characteristic (Typ. value)



OSC1: 32.768kHz crystal oscillation, VDD = 3V, Vss = 0V, no panel load, CGx = 25pF, CGC = CDC = 30pF, C1–C8 = $0.2\mu F$ The SVD detection level varies depending on temperature. This graph is provided only for reference and the characteristic varies according to mounting conditions,


parts used and the measurement environment.



Power current-supply voltage characteristic (HALT state)

OSC1: 32.768kHz crystal oscillation, Ta = 25° C, Vss = 0V, no panel load, Cgx = 25pF, Cgc = Cbc = 30pFThis graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.


CHAPTER 9: ELECTRICAL CHARACTERISTICS



Power current-supply voltage characteristic (RUN state with OSC1 clock)

OSC1: 32.768kHz crystal oscillation, Ta = 25° C, Vss = 0V, no panel load, CGx = 25pF, CGc = CDc = 30pF This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

Power current-supply voltage characteristic (RUN state with OSC3 clock)




OSC1: 32.768kHz crystal oscillation, Ta = 25° C, Vss = 0V, no panel load, CGx = 25pF, CGc = CDc = 30pF This graph is provided only for reference and the characteristic varies according to mounting conditions, parts used and the measurement environment.

(Unit: mm)

CHAPTER 10 PACKAGE

10.1 Plastic Package


QFP8-144pin



Notes: • The dimensions are subject to change without notice.

• The QFP8-144pin package does not support parallel programming using an adapter socket. Only serial programming can be performed. QFP17-144pin

(Unit: mm)



Note: The dimensions are subject to change without notice.

126

(Unit: mm)

10.2 Ceramic Package for Test Samples

3.05 Max.

0.20 Typ.


QFP8-144pin

36.93±0.30 28.00±0.28 108 73 72 109 28.00±0.28 **36.93**±0.30 144 37 36 0.65±0.05 0.30±0.05 0.15 1.20 Typ.

Note: The QFP8-144pin package does not support parallel programming using an adapter socket. Only serial programming can be performed.


QFP17-144pin

(Unit: mm)



CHAPTER 11 PAD LAYOUT

11.1 Diagram of Pad Layout



Chip thickness: 400 μm Pad opening: 95 μm

11.2 Pad Coordinates

											1			U	nit: µm
No.	Pad name	Х	Y	No.	Pad name	Х	Y	No.	Pad name	Х	Y	No.	Pad name	Х	Y
1	RXD	2,226	2,537	36	VDDF	-2,537	2,256	71	RSTOUT	-2,318	-2,537	106	SEG13	2,537	-2,181
2	TXD	2,081	2,537	37	SVD	-2,537	2,111	72	SEG47	-2,187	-2,537	107	SEG12	2,537	-2,039
3	R23	1,935	2,537	38	VC1	-2,537	1,965	73	SEG46	-2,051	-2,537	108	SEG11	2,537	-1,909
4	R22	1,805	2,537	39	VC2	-2,537	1,820	74	SEG45	-1,936	-2,537	109	SEG10	2,537	-1,767
5	R21	1,674	2,537	40	VC3	-2,537	1,689	75	SEG44	-1,809	-2,537	110	SEG9	2,537	-1,637
6	R20	1,544	2,537	41	VC4	-2,537	1,559	76	SEG43	-1,694	-2,537	111	SEG8	2,537	-1,510
7	R13	1,428	2,537	42	VC5	-2,537	1,428	77	SEG42	-1,567	-2,537	112	SEG7	2,537	-1,395
8	R12	1,313	2,537	43	CF	-2,537	1,313	78	SEG41	-1,452	-2,537	113	SEG6	2,537	-1,268
9	R11	1,197	2,537	44	CE	-2,537	1,197	79	SEG40	-1,325	-2,537	114	SEG5	2,537	-1,153
10	R10	1,082	2,537	45	CD	-2,537	1,082	80	SEG39	-1,210	-2,537	115	SEG4	2,537	-1,026
11	R03	966	2,537	46	CC	-2,537	966	81	SEG38	-1,083	-2,537	116	SEG3	2,537	-911
12	R02	851	2,537	47	CB	-2,537	851	82	SEG37	-968	-2,537	117	SEG2	2,537	-784
13	R01	735	2,537	48	CA	-2,537	735	83	SEG36	-841	-2,537	118	SEG1	2,537	-668
14	R00	620	2,537	49	COM8	-2,537	612	84	SEG35	-725	-2,537	119	SEG0	2,537	-542
15	P23	497	2,537	50	COM9	-2,537	497	85	SEG34	-599	-2,537	120	COM7	2,537	-419
16	P22	381	2,537	51	COM10	-2,537	381	86	SEG33	-483	-2,537	121	COM6	2,537	-303
17	P21	266	2,537	52	COM11	-2,537	266	87	SEG32	-357	-2,537	122	COM5	2,537	-188
18	P20	150	2,537	53	COM12	-2,537	150	88	SEG31	-241	-2,537	123	COM4	2,537	-72
19	P13	35	2,537	54	COM13	-2,537	35	89	SEG30	-115	-2,537	124	COM3	2,537	58
20	P12	-81	2,537	55	COM14	-2,537	-81	90	SEG29	1	-2,537	125	COM2	2,537	174
21	P11	-197	2,537	56	COM15	-2,537	-197	91	SEG28	128	-2,537	126	COM1	2,537	289
22	P10	-312	2,537	57	COM16	-2,537	-312	92	SEG27	243	-2,537	127	COM0	2,537	405
23	P03	-428	2,537	58	SEG59	-2,537	-443	93	SEG26	370	-2,537	128	BZ	2,537	535
24	P02	-543	2,537	59	SEG58	-2,537	-558	94	SEG25	485	-2,537	129	Vss	2,537	651
25	P01	-659	2,537	60	SEG57	-2,537	-674	95	SEG24	612	-2,537	130	OSC1	2,537	766
26	P00	-774	2,537	61	SEG56	-2,537	-789	96	SEG23	727	-2,537	131	OSC2	2,537	882
27	K13	-897	2,537	62	SEG55	-2,537	-905	97	SEG22	854	-2,537	132	VD1	2,537	997
28	K12	-1,013	2,537	63	SEG54	-2,537	-1,020	98	SEG21	969	-2,537	133	OSC3	2,537	1,113
29	K11	-1,128	2,537	64	SEG53	-2,537	-1,136	99	SEG20	1,096	-2,537	134	OSC4	2,537	1,228
30	K10	-1,244	2,537	65	SEG52	-2,537	-1,266	100	SEG19	1,211	-2,537	135	VDD	2,537	1,359
31	K03	-1,374	2,537	66	SEG51	-2,537	-1,397	101	SEG18	1,338	-2,537	136	RESET	2,537	1,489
32	K02	-1,505	2,537	67	SEG50	-2,537	-1,527	102	SEG17	1,454	-2,537	137	TEST	2,537	1,620
33	K01	-1,635	2,537	68	SEG49	-2,537	-1,673	103	SEG16	1,580	-2,537	138	VREF	2,537	1,765
34	K00	-1,781	2,537	69	SEG48	-2,537	-1,818	104	SEG15	1,711	-2,537	139	CLKIN	2,537	1,911
35	SPRG	-1,926	2,537	70	VEPEXT	-2,537	-1,964	105	SEG14	1,852	-2,537	140	SCLK	2,537	2,056

APPENDIX **PROM Programming**

A.1 Outline of Writing Tools

Writing of PROM data onto a microcomputer with a Flash EEPROM (hereinafter called Flash built-in microcomputer) is done by exclusive writing tools.

The writing tools, Universal ROM Writer II, Adapter Socket, Universal ROM Writer II Control Software and HEX Data Converter, are provided in the following four tool packages:

1) Universal ROM Writer II Package

This package includes the main unit of Universal ROM Writer II, and can be used for the E0C63 Family and E0C88 Family Flash built-in microcomputers.

2) Adapter Socket Package

Adapter Socket is included. As the socket differs depending on the model of the Flash built-in microcomputer, the package is provided according to model. For the E0C63P466, the E0C63P466 Adapter Socket Package is provided.

3) Universal ROM Writer II Control Software Package

Universal ROM Writer II Control Software is included. As the software differs depending on the model, the package is provided according to model. For the E0C63P466, the E0C63P466 Universal ROM Writer II Control Software Package is provided.

4) Development Tool Package

The HEX Data Converter converts the temporary code generated by the linker into HEX format (Motorola S2 format) and generates a data file that can be loaded to the Universal ROM Writer II Control Software. This software is provided as the Development Tool package of each mask ROM model. Refer to the "Development Tool Manual" included in the package for details.

A.1.1 Universal ROM Writer II

This is a PROM writer for Flash built-in microcomputers. In the onboard serial programming mode, this PROM Writer can write data to the PROM in the Flash built-in microcomputer on the target board without other hardware tools. In the parallel programming mode, the PROM writer can write data to the Flash built-in microcomputer through the Adapter Socket for each model installed on it.

It is connected to the host computer (personal computer) via an RS-232C. Its writing and other operations are controlled by the personal computer.

Note that serial programming on the target board and parallel programming with the Adapter Socket cannot be done simultaneously.

Specifications of Control Section

The following describes the switches and connectors on the Universal ROM Writer II. Figure A.1.1.1 shows an external view of the Universal ROM Writer II control section.




Fig. A.1.1.1 External view of Universal ROM Writer II control section


Table A.1.1.1 lists the functions of the control section.

Table A.1.1.1 Functions of control section

No.	Position	Marking	Name	Function
1	Тор	POWER	Power on LED	This LED lights in red with the Universal ROM Writer II power on.
2	Тор		Connectors	These are connectors for Adapter Socket for Flash built-in
			for Adapter Socket	microcomputers. The Adapter Socket is necessary for parallel
				programming. Turn the power off before connecting or removing
				Adapter Socket.
3	Side	POWER	Power switch	This is the power on/off switch of the Universal ROM Writer II.
				Power on with I; power off with O.
4	Side	FUSE	Fuse holder	A 1 A cartridge fuse is included.
5	Rear	AC IN	Power input connector	This is the connector for the power cable.
6	Rear	RS232C	RS-232C connector	This is the connector for the RS-232C cable.
				Secure the cable connector with the screws on the cable connector.
7	Rear	P2	SIO connector	This is the connector for the SIO cable. The SIO cable is necessary for
				serial programming.
8	Rear	Vss, TXD,	Check pins	These pins are connected to the Vss, TXD, RXD, CLK, SCLK and the
		RXD, CLK,		VPP signals in the SIO interface. They can be connected to the target
		SCLK, VPP		board instead of the SIO cable.
9	Rear	DSW	DIP switch	This switch is used to set the transmission rate.
				It has been set to 9600 bps at the factory.

DIP Switch Setting

The transmission rate of the RS-232C interface between the Universal ROM Writer II and a personal computer can be set with this switch. Figure A.1.1.2 shows the DIP switch settings.



Note: Set all of SW3-8 down.

SW1	SW2	Settings
OPEN	OPEN	Transmission rate = 9600 bps, 8-bit character, 1 stop bit, no parity (factory setting)
DOWN	OPEN	Transmission rate = 4800 bps, 8-bit character, 1 stop bit, no parity
OPEN	DOWN	Transmission rate = 2400 bps, 8-bit character, 1 stop bit, no parity
DOWN	DOWN	Transmission rate = 1200 bps, 8-bit character, 1 stop bit, no parity

Fig. A.1.1.2 DIP switch settings

A.1.2 Adapter Socket

Adapter Socket is used by installing on the Universal ROM Writer II. It is provided according to the model of the Flash built-in microcomputer.

Installing to Universal ROM Writer II

Turn the Universal ROM Writer II off, then install the Adapter Socket to the top connector of the Universal ROM Writer II.

There is a projection on the adapter socket connector to prevent miss-insertion. Lineup the Adapter Socket to fit to the notch of the Universal ROM Writer II connector.

When disconnecting the Adapter Socket, first turn the Universal ROM Writer II off.





Fig. A.1.2.1 Installation to Universal ROM Writer II


Mounting E0C63P466

Make sure that the Universal ROM Writer II is off or the READY LED on the Adapter Socket is lit when mounting or removing the E0C63P466.

(1) Open the top cover of the socket on the Adapter Socket.



(2) Mount the IC as the figure below.



- Note: Be aware that the IC may be damaged if parallel programming is performed by installing the IC to the Adapter Socket in the wrong direction.
 - (3) Close the top cover pressing it from above.

[
READY	
	E0C63P466 PTER SOCKET

A.1.3 Universal ROM Writer II Control Software

This software controls the Universal ROM Writer II with the personal computer. It can realize functions equivalent to a general PROM writer such as writing to the Flash built-in microcomputer and erasing PROM data, PROM data loading from file, saving to file, and PROM data display, by the control of a personal computer.

The Universal ROM Writer II connected to a personal computer through the RS-232C operats by commands sent from the personal computer. Universal ROM Writer II control software interprets the entered commands and controls the Universal ROM Writer II according the commands.

In addition, the Universal ROM Writer II Control Software transfers the firmware (63P466.FRM) to the Universal ROM Writer II, and displays the firmware file name as a prompt.

The file name of the Universal ROM Writer II Control Software is as follows:

- US63P466.EXE (for Windows95/98 English version)
- JP63P466.EXE (for Windows95/98 Japanese version)

A.2 System Environment and Connection

A.2.1 System environment

Prepare a personal computer system as a host computer and the data for writing into the Flash built-in microcomputer.

(1) Personal computer

• IBM-PC/AT or compatible

(2) OS

• Windows95/98 English or Japanese version (MS-DOS prompt is used)

(3) PROM writing tools

- Universal ROM Writer II
- Universal ROM Writer II Control Software
- E0C63P466 Adapter Socket (required only for parallel programming)

(3) Writing data

• Object (program) file (~.srf)

A.2.2 RS-232C settings

Factory settings of the Universal ROM Writer II have been made at 9600 bps transmission rate, 8-bit data, non parity, and 1 stop bit. Transmission rate can be switched using the DIP switch on the Universal ROM Writer II. Since the data format has been fixed, adapt the personal computer setting using the "MODE" command. Furthermore, COM1 must be used as the RS-232C port for this system. Check the port setting of the personal computer before use.

An example for setting 9600 bps transmission rate is shown below.

Example: C>MODE COM1: 9600, n, 8, 1, P

A.2.3 System connection

Connect the Universal ROM Writer II to the personal computer and install the Adapter Socket to the connector on top of the Universal ROM Writer II.

The Adapter Socket is not necessary for serial programming (onboard writing).




Fig. A.2.3.1 System connection diagram

The system should be connected according to the following procedure.

(1) Connecting power cable

A dedicated power cable is included in the Universal ROM Writer II Package. Connect the power cable to the AC IN connector on the rear panel of the Universal ROM Writer II.

(2) Confirmation of power off status

Make sure the power for the personal computer and the Universal ROM Writer II is switched off.

(3) Connecting RS-232C cable

Connect the Universal ROM Writer II and personal computer with the RS-232C cable. There is an RS-232C connector on the rear panel of the Universal ROM Writer II. The supplied RS-232C cable is for IBM-PC/AT use (9 pins - 9 pins). Figure A.2.3.2 shows the connection of the RS-232C cable, and Table A.2.3.1 lists the signal specifications.

Personal computer	ROM writer
TXD(3)	(3)RXD HOST
RXD(2)	(2)TXD HOST
CTS(8)	(8)RTS HOST
RTS(7)	(7)CTS HOST

Fig. A.2.3.2 RS-232C cable connection

Pin No.	Signal name	Description	Remarks
3	TXD	Transmit data from personal computer to ROM writer	
2	RXD	Receive data of personal computer (from ROM writer)	
7	RTS	Request to send seignal from personal computer	Always on
8	CTS	Clear to send signal from ROM writer	Always on
5	SG	Signal ground	

Table A.2.3.1 Signal specifications

Connect the 9-pin (male-pin) connector of the RS-232C cable to the Universal ROM Writer II. After connecting the Universal ROM Writer II to the personal computer, secure the connectors with the screws.

(4) Installing Adapter Socket (for parallel programming)

Install the Adapter Socket to the top connector of the Universal ROM Writer II when the power of the Universal ROM Writer II is off.

There is a projection on the Adapter Socket connector that prevents miss-insertion, adapt it to the notch of the Universal ROM Writer II connector and install the Adapter Socket.

Also when disconnecting the Adapter Socket, turn the Universal ROM Writer II off.

In serial programming, it is not necessary to install the Adapter Socket.

(5) Connecting SIO cable (for serial programming)

In serial programming (onboard writing), the SIO cable should be used to connect the target board and the Universal ROM Writer II. Make sure that the target board and the Universal ROM Writer II are off when connecting and disconnecting the SIO cable.

In parallel programming, it is not necessary to connect the SIO cable.

<Notes>

- Serial programming and parallel programming cannot be done simultaneously.
- Turn the power of all equipment off before connecting and disconnecting cables.
- Turn the Universal ROM Writer II off before connecting and disconnecting the Universal ROM Writer II, Adapter Socket and SIO cable.
- Make sure to set COM1 as the RS-232C port.

A.3 PROM Serial Programming Mode

The PROM serial programming mode should be set when writing data to the PROM using a serial transfer from the Universal ROM Writer II. This mode will be mainly used for the programming of chip products, because the programming can be done even when the IC has already been mounted on the board.

To create data to be written to the code PROM and data PROM, use the E0C63 assembler.

A.3.1 Connecting to target board

The SIO cable which is attatched to the Universal ROM Writer II should be used for onboard programming of the E0C63P466 on the target board. Figure A.3.1.1 shows the connection of the SIO cable and Table A.3.1.1 lists the signal specifications.





Fig. A.3.1.1 SIO cable connection diagram

Table A.3.1.1	Signal	specifications
---------------	--------	----------------

Connector pin No.	Signal name	Description
1, 6	Vss	Ground pin (Connect to the Vss pin of the E0C63P466.)
2	TXD	Transmit data from the PROM writer to the E0C63P466 (Connect to the RXD pin of the E0C63P466.)
3	RXD	Transmit data from the E0C63P466 (Connect to the TXD pin of the E0C63P466.)
4	CLK	Clock from the PROM writer (1 MHz)
5	SCLK	Serial clock between the PROM writer and the E0C63P466 (Input or output)
7	CLKW	Clock from the PROM writer (3.072 MHz)
8	Vpp	VPP (5 V, 12.5 V) supply pin from the PROM writer

In other modes, do not connect signals to the RXD, TXD and SCLK pins of the IC.



A.3.2 Sample connection diagram in PROM serial programming mode

X'tal	Crystal oscillator	32.768 kHz, CI(Max.) = 34 k Ω
CGX	Trimmer capacitor	5–25 pF
CR	Ceramic oscillator	4 MHz
CGC	Gate capacitor	30 pF
CDC	Drain capacitor	30 pF
C1–C8	Capacitor	0.2 μF
C9	Capacitor	0.1 μF
СР	Capacitor	3.3 μF
CRES	RESET terminal capacitor	0.1 μF

Note: The above table is simply an example, and is not guaranteed to work. Fig. A.3.2.1 Sample connection diagram in serial programming mode

- Supply 5 V source voltage between the VDD and Vss terminals and between VDDF and Vss terminals in serial programming mode. The operating clock (1 MHz) for serial programming is supplied from the CLK pin of the SIO cable to the E0C63P466.
- Do not connect the CLKW signal and VPP power from the Universal ROM Writer II.

140

A.3.3 PROM serial programming procedure

- (1) Set the required terminal for serial programming as follows:
 - VDDF: Connect to the PROM power supply (4.5 to 5.5 V). This terminal can be connected to VDD allowing use of single power source.
 - **SPRG**: A switch should be provided on the target board to set the **SPRG** terminal level to Low.
 - Note: The SPRG terminal must be fixed at a Low level in the programming mode and at a High level or open in the normal operation mode. Changing the voltage level may damage the IC.

CLKIN, RXD, TXD, SCLK: Connect to the PROM writer.

- (2) Turn the IC (user target board) power (+5 V) on.
- (3) Turn the PROM writer on.
- (4) Controls the $\overline{\text{RESET}}$ and $\overline{\text{SPRG}}$ terminals as shown in Figure A.3.3.1.




Fig. A.3.3.1 Timing chart for entering serial programming mode

(5) Start up the US63P466.EXE or JP63P466.EXE in the personal computer, then load the 63P466.FRM file. This allows serial programming to begin.

After setting this mode, writing data is controlled by the PROM writer.

Refer to Section A.5, "Writing Prosedure and PROM Writer Command" for the following operations.

A.4 PROM Parallel Programming Mode

In the PROM parallel programming mode, the exclusive PROM writer (Universal ROM Writer II) transfers data in parallel to the IC installed on the PROM writer to write data to it. The terminal setting is done by the PROM writer. Thus there is no precaution on mode setting or board design. To create data to be written to the code PROM and data PROM, use the E0C63 assembler.

A.4.1 PROM parallel programming procedure

- (1) Connect the PROM writer to the personal computer using the RS-232C cable.
- (2) Install the Adapter Socket to the PROM writer.
- (3) Turn on the personal computer and then the PROM writer.
- (4) Mount the E0C63P466 on the Adapter Socket (refer to Section A.1.2, "Adapter Socket"). Make sure that the Universal ROM Writer II is off or the READY LED on the Adapter Socket is lit when mounting or removing the E0C63P466.
- (5) Start up the US63P466.EXE or JP63P466.EXE in the personal computer, then load the 63P466.FRM file. This allows parallel programming to begin.

Refer to Section A.5, "Writing Prosedure and PROM Writer Command" for the following operations.

A.5 Writing Procedure and PROM Writer Command

A.5.1 Executing HEX63xxx

Execute the HEX63xxx to create the HEX data files (C3xxxyyy.HSA, C3xxxyyy.LSA, C3xxxyyy.CSA) from an object file (C3xxxyyy.SRF). Refer to the "Development Tool Manual" of each model for details of the HEX63xxx.




Fig. A.5.1.1 HEX63xxx execution flow

A.5.2 Writing HEX data (PROM programming)

(1) Setting RS-232C

An example for setting 9600 bps transmission rate is shown below.

C>MODE COM1:9600,n,8,1,P.

(2) Starting Universal ROM Writer II Control Software

Copy the "US63P466.EXE" or "JP63P466.EXE" and "63P466.FRM" files to the current directory.

 C>US63P466
 63P466
 (Windows95/98 English version)

 C>JP63P466
 63P466
 (Windows95/98 Japanese version)

When the above command is executed, the following message is displayed. However, when performing serial programming, the E0C63P466 must be set in the serial programming mode before executing US63P466 or JP63P466. Refer to Section A.3.3, "PROM serial programming procedure", for details.

```
UNIVERSAL ROM WRITER Ver. x.xx
(C)COPYRIGHT 199x SEIKO EPSON CORPORATION
LOADING 63P466 FIRMWARE PROGRAM Ver. x.xx
```

After displaying the message, a prompt as below is displayed.

63P466:

(3) Loading HEX data

To load the code ROM HEX files (C3466xxx.HSA, C3466xxx.LSA) to the Universal ROM Writer II, enter as below.

63P466:LI c3466xxx4

To load the data ROM HEX file (C3466xxx.CSA), enter as below.

63P466:LC c3466xxx 🛛

(4) Writing data

Clear (erase) the contents of the PROM (code ROM and data ROM) and perform erase check using the following command.

All the PROM data bits are cleared to "1" at shipment but erase it once to initialize the contents.

63P466:ERSA /EIJ	(for parallel programming mode)
63P466:FERSA /EIJ	(for serial programming mode)

The code ROM and data ROM can be erased individually using the ERSI, ERSC, FERSI or FERSC command. Refer to Section A.5.3, "PROM writer commands", for details.

Write code ROM data and verify the written data using the following command.

63P466:WI /V	Image: for parallel program	amming mode)
63P466:FWI /	VI (for serial program	nming mode)

Write data ROM data and verify the written data using the following command.

63P466:WC /VI	(for parallel programming mode)
63P466:FWC /VIJ	(for serial programming mode)

A.5.3 PROM writer commands

This section explains the commands which can be used in US63P466 and JP63P466. The following symbols have been used in the explanation:

_ indicates space
A parameter enclosed by [] can be omitted
, indicates selection item
_ indicates Enter key

1 WRITE command (code ROM) for parallel programming

Operation:	WI [_ / V] 🗉
Option:	/V Verifies data from the code ROM start address after writing.
Description:	The buffer RAM data in the PROM writer is written to the code ROM area in the E0C63P466 on the socket. The accessed code ROM address is displayed during writing. Option specification should be done every time the command is executed.
Example:	WII Writes data to the code ROM. Data is not verified.

2 WRITE command (data ROM) for parallel programming

Operation:	WC [_ / V] 🗉
Option:	/V Verifies data from the data ROM start address after writing.
Description:	The buffer RAM data in the PROM writer is written to the data ROM area in the E0C63P466 on the socket. The accessed data ROM address is displayed during writing. Option specification should be done every time the command is executed.
Example:	WC 🖬 Writes data to the data ROM. Data is not verified.

3 READ command (code ROM) for parallel programming

Operation:	RI [_ / V] 🗉
Option:	/V Verifies data from the code ROM start address after reading.
Description:	The contents of the code ROM in the E0C63P466 on the socket are read to the buffer RAM in the PROM writer. The accessed code ROM address is displayed during reading. Option specification should be done every time the command is executed.
Example:	RII Reads the contents of the code ROM to the buffer RAM in the PROM writer. Data is not verified.

4 READ command (data ROM) for parallel programming

Operation:	RC [_ / V] 🛛
Option:	/V Verifies data from the data ROM start address after reading.
Description:	The contents of the data ROM in the E0C63P466 on the socket are read to the buffer RAM in the PROM writer. The accessed data ROM address is displayed during reading. Option specification should be done every time the command is executed.
Example:	RCI Reads the contents of the data ROM to the buffer RAM in the PROM writer. Data is not verified.

5 VERIFY command (code ROM) for parallel programming

Operation: VI

Description: Verifies the contents of the code ROM in the E0C63P466 on the socket and the contents of the buffer RAM in the PROM writer. The accessed code ROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the code ROM and the buffer RAM data are displayed. To resume verification, press Enter.

6 VERIFY command (data ROM) for parallel programming

Operation: VC
 Description: Verifies the contents of the data ROM in the E0C63P466 on the socket and the contents of the buffer RAM in the PROM writer. The accessed data ROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the data ROM and the buffer RAM data are displayed. To resume verification, press Enter].

7 ERASE command (code ROM) for parallel programming

Operation:	ERSI [_ / E] 🗉
Option:	$/\mathrm{E}$ Performs erase check from the code ROM start address after erasing.
Description:	Erases the code ROM in the E0C63P466 on the socket. Option specification should be done every time the command is executed.

8 ERASE command (data ROM) for parallel programming

Operation:	ERSC [_ / E] -
Option:	/E Performs erase check from the data ROM start address after erasing.
Description:	Erases the data ROM in the E0C63P466 on the socket. Option specification should be done every time the command is executed.

9 ERASE ALL command (code ROM/data ROM/protect) for parallel programming

Operation:	ERSA [_ / E] 🗉
Option:	/E Perform erase check after erasing.
Description:	Erases the code ROM and data ROM in the E0C63P466 on the socket and then removes write protect.

10 ERASE CHECK command (code ROM) for parallel programming

Operation: **EI**

Description: Checks that the code ROM in the E0C63P466 on the socket has been erased. The code ROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the code ROM are displayed. To resume erase check, press Enter.

11 ERASE CHECK command (data ROM) for parallel programming

Operation: **EC**

Description: Checks that the data ROM in the E0C63P466 on the socket has been erased. The data ROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the data ROM are displayed. To resume erase check, press Enter.

12 PROTECT command for parallel programming

Operation:	PROTECT
Description:	Sets the protect bit of the ROM in the E0C63P466 on the socket. When the protect bit has been set, execution of all the commands except for ERSA are disabled.

13 WRITE command (code ROM) for serial programming

Operation:	FWI [_ / V] 🗉
Option:	$/\mathrm{V}$ Verifies data from the code ROM start address after writing.
Description:	The buffer RAM data in the PROM writer is written to the E0C63P466 code ROM on the target board connected to the PROM writer. The accessed code ROM address is displayed during writing. Option specification should be done every time the command is executed.
Example:	FWI Writes data to the code ROM. Data is not verified.

14 WRITE command (data ROM) for serial programming

Operation:	FWC [_ / V] 🗉
Option:	/V Verifies data from the data ROM start address after writing.
Description:	The buffer RAM data in the PROM writer is written to the E0C63P466 data ROM on the target board connected to the PROM writer. The accessed data ROM address is displayed during writing. Option specification should be done every time the command is executed.
Example:	FWC Writes data to the data ROM. Data is not verified.

15 READ command (code ROM) for serial programming

Operation:	FRI [_ / V] •
Option:	/V Verifies data from the code ROM start address after reading.
Description:	The contents of the E0C63P466 code ROM on the target board connected to the PROM writer are read to the buffer RAM in the PROM writer. The accessed code ROM address is displayed during reading. Option specification should be done every time the command is executed.
Example:	FRI

16 READ command (data ROM) for serial programming

Operation:	FRC [_ / V] 🗉	
Option:	$/\mathrm{V}$ Verifies data from the data ROM start address after reading.	
Description:	The contents of the E0C63P466 data ROM on the target board connected to the PROM writer are read to the buffer RAM in the PROM writer. The accessed data ROM address is displayed during reading. Option specification should be done every time the command is executed.	
Example:	FRC	

17 VERIFY command (code ROM) for serial programming

Operation: **FVI**

Description: Verifies the contents of the E0C63P466 code ROM on the target board connected to the PROM writer and the contents of the buffer RAM in the PROM writer. The accessed code ROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the code ROM and the buffer RAM data are displayed. To resume verification, press Enter.

18 VERIFY command (data ROM) for serial programming

Operation:	FVC
Description:	Verifies the contents of the E0C63P466 data ROM on the target board connected to the PROM writer and the contents of the buffer RAM in the PROM writer. The accessed data ROM address is displayed during verification. When an error occurs, verification stops. At this time, the address and data of the data ROM and the buffer RAM data are displayed. To resume verification, press Enter.

19 ERASE command (code ROM) for serial programming

Operation:	FERSI [_ / E] 🗉
Option:	/E Performs erase check from the code ROM start address after erasing.
Description:	Erases the E0C63P466 code ROM on the target board connected to the PROM writer. Option specification should be done every time the command is executed.

20 ERASE command (data ROM) for serial programming

Operation:	FERSC [_ / E] 🗉
Option:	/ E Performs erase check from the data ROM start address after erasing.
Description:	Erases the E0C63P466 data ROM on the target board connected to the PROM writer. Option specification should be done every time the command is executed.

21 ERASE ALL command (code ROM/data ROM/protect) for serial programming

		<i>·</i> - - -
Operation:	FERSA [/E14
0 p 01 m 10 m		_/

Option: /E Perform erase check after erasing.

Description: Erases the code ROM and data ROM in the E0C63P466 on the target board connected to the PROM writer and then removes write protect.

22 ERASE CHECK command (code ROM) for serial programming

Operation: **FEI**

Description: Checks that the E0C63P466 code ROM on the target board connected to the PROM writer has been erased. The code ROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the code ROM are displayed. To resume erase check, press Enter.

23 ERASE CHECK command (data ROM) for serial programming

Operation: **FEC**

Description: Checks that the E0C63P466 data ROM on the target board connected to the PROM writer has been erased. The data ROM address is displayed during checking. When an error occurs, erase check stops. At this time, the address and data of the data ROM are displayed. To resume erase check, press Enter.

24 PROTECT command for serial programming

 Operation:
 FPROTECT I

 Description:
 Sets the protect bit of the E0C63P466 ROM on the target board connected to the PROM writer.

 When the protect bit has been set, execution of all the commands except for FERSA are disabled.

25 LOAD command (for code ROM file)

Operation:	LI _ file name 🗉
Option:	file name File name to be loaded (without extension)
Description:	The specified code ROM file is loaded in the host computer and transferred to the PROM writer. This command loads two code ROM files created by the HEX63xxx (high-order HEX data file and low-order HEX data file) for the code ROM. The file name should be specified without the extension.
Example:	LI_c3466001 🗉 Loads the C3466001.HSA and C3466001.LSA files.

26 LOAD command (for data ROM file)

Operation:	LC _ file name I
Option:	file name File name to be loaded (without extension)
Description:	The specified data ROM file is loaded in the host computer and transferred to the PROM writer. This command loads a data ROM file created by the HEX63xxx. The file name should be specified without the extension.
Example:	LS_c3466001 🗉 Loads the C3466001.CSA file.

27 SAVE command (for code ROM file)

Operation:	SI _ file name -	
Option:	file name File name to be saved (without extension)	
Description:	Saves the code ROM data in the buffer RAM of the PROM writer into two files, a high- order data file with the specified name and .HSA extension and a low-order data file with the specified name and .LSA extension. The file name should be specified without the extension.	
Example:	SI_c3466001 I Saves the code ROM data into the C3466001.HSA and C3466001.LSA files.	

28 SAVE command (for data ROM file)

Operation:	SC _ file name⊒	
Option:	file name File name to be saved (without extension)	
Description:	Saves the data ROM contents in the buffer RAM of the PROM writer into a file with the specified name and .CSA extension. The file name should be specified without the extension.	
Example:	SS_c3466001I Saves the data ROM contents into the C3466001.CSA file.	

29 DUMP command (for code ROM)

Operation:	DI [_ address 1 [_ address 2]] [_/L, /H].	
Option:	address 1 Dump start address Can be specified within the range of 0000H to 3FE0H in 20H units. address 2 Dump end address Can be specified within the range of 001FH to 3FFFH in 20H units. /L Displays low-order 8 bit data only (corresponding to C3xxxyyy.LSA) /H Displays high-order 5 bit data only (corresponding to C3xxxyyy.HSA)	
Description:	Displays the code ROM data in the buffer RAM with the specified format. When address 1 and address 2 have been specified, data from address 1 to address 2 is displayed. When address 1 only has been specified, data for the screen size from address 1 is displayed. When both address 1 and address 2 have been omitted, data for the screen size is displayed from the address that follows the previously displayed end address (default address is 00000H). When the /L and /H options have been omitted, ROM image data is displayed in 13-bit units. When /L has been specified, the low-order 8 bit data is displayed in the C3xxxyyy.LSA HEX file image. When /H has been specified, the high-order 5 bit data is displayed in the C3xxxyyy.HSA HEX file image. When /L or /H has been specified, the addresses are displayed according to the file. Option specification should be done every time the command is executed.	
Examples:	<pre>DI_0_1F⊡ Displays the RAM data corresponding to the code ROM addresses 0 to 1F. 00000 1FF0 1EF1 1DF2 1CF3 1BF4 1AF5 19F6 18F7 00008 17F8 16F9 15FA 14FB 13FC 12FD 11FE 10FF : : : 00018 1F78 1F69 1F5A 1F4B 1F3C 1F2D 1F1E 1F0F DI_0_/L⊡ Displays data corresponding to the C3xxxyyy.LSA HEX file from address 0. 00000 F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF 00010 FF FF</pre>	

Operation:	DC [_ address 1 [_ address 2]] [_/C] 🛛	
Option:	address 1 Dump start address Can be specified within the range of 0000H to 07E0H in 20H units. address 2 Dump end address Can be specified within the range of 001FH to 07FFH in 20H units. /C Displays in HEX file (C3xxxyyy.CSA) format	
Description:	Displays the data ROM contents in the buffer RAM with the specified format. When address 1 and address 2 have been specified, data from address 1 to address 2 is displayed. When address 1 only has been specified, data for the screen size from address 1 is displayed. When both address 1 and address 2 have been omitted, data for the screen size is displayed from the address that follows the previously displayed end address (default address is 00000H). When /C has been omitted, ROM image data is displayed in 4-bit units. When /C has been specified, data is displayed in the C3xxxyyy.CSA HEX file image.	
Examples:	DC_100_1FF Displays data from address 100 to address 1FF in ROM image. 00100 0 1 2 3 4 5 6 7 8 9 A B C D E F 00110 0 1 2 3 4 5 6 7 8 9 A B C D E F : 001F0 0 1 2 3 4 5 6 7 8 9 A B C D E F DC_0000_/C Displays data from address 0 in HEX file image. 00000 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 00010 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F : :	

30 DUMP command (for data ROM)

31 LOGGING command

Operation:	LOG _ file name⊒ LOG _ /E⊒	
Option:	file name File name to be logged for screen data, file extension included /E Terminates data logging.	
Description:	Data that has been displayed on the screen are saved to a file with the specified file name. The command is terminated by entering $LOG_/E$.	
Examples:	LOG_c3466001.dat I After this, data that will be displayed on the screen will be saved in the C3466001.DAT file. LOG_/EILogging is terminated, and data after this will not be saved.	

32 MACRO execution command

Operation:	MAC _ file name	
Option:	file name Macro file name including file extension	
Description:	Reads the specified macro file in which commands have been recorded and executes the commands.	
Example:	MAC_c3466.mac	
	LI_c3466001When the file contains the commands indicated at the left,WIthe code ROM data is loaded and written to the code ROM.	

33 COMMAND HISTORY

 $\bigcap_{i=1}^{n}$

Operation:

Description: Previously input commands are displayed. A command displayed can be re-executed by selecting with \uparrow or \downarrow and pressing Enter. Up to 20 commands can be stored in the buffer.

34 TEMPLATE (MS-DOS)

Operation:	f1 f3	
Description:	Previously input command can be re-displayed. Pressing $f1$ displays the characters of the command one by one, and pressing $f3$ displays all the characters at once.	
Example:	When LI_C3466001 has been input previously. [f1] L [f1] LI] Pressing [f1] displays the characters one by one. [f1] LI [f3] LIc3466001 Pressing [f3] displays all the characters at once.	

35 DOS command

Operation:	DOS	
Description:	Returns to DOS temporally. To return from DOS, enter EXIT.	
Example: 63P466:DOSI C> Returns to DOS.		
	C>EXITI 63P466: Entering EXIT returns to the program.	

36 HELP command

Operation:**HELP**Description:Command list is displayed.

37 QUIT command

Operation: **Q** □ *Description:* Terminates the program and returns to DOS.

A.5.4 List of commands

No.	Item	Operation	Function
1	Parallel	WI [_/V] J	Writes the RAM data to the code ROM on the socket.
2	writing	WC [_/V] I	Writes the RAM data to the data ROM on the socket.
3	Parallel	RI [_/V] 🕘	Reads data from the code ROM on the socket to the RAM.
4	reading	RC [_/V] 🕘	Reads data from the data ROM on the socket to the RAM.
5	Parallel	VI	Compares data between the code ROM on the socket and the
	verification		RAM.
6		VC	Compares data between the data ROM on the socket and the
			RAM.
7	Parallel	ERSI [_/E]	Erases the code ROM on the socket.
8	erasing	ERSC [_/E]	Erases the data ROM on the socket.
9		ERSA [_/E]	Erases the code ROM and data ROM on the socket and
-			removes write protect.
10	Parallel	EI	Performs erase check for the code ROM on the socket.
11	erase check	EC	Performs erase check for the data ROM on the socket.
12	Parallel	PROTECT	Protects the ROM on the socket.
	protection		
13	Serial	FWI [_/V] J	Writes the RAM data to the code ROM on the target board.
14	writing	FWC [_/V]	Writes the RAM data to the data ROM on the target board.
15	Serial	FRI [_/V]	Reads data from the code ROM on the target board to the RAM.
16	reading	FRC [_/V]	Reads data from the data ROM on the target board to the RAM.
17	Serial	FVI	Compares data between the code ROM on the target board
	verification		and the RAM.
18	-	FVC	Compares data between the data ROM on the target board and
			the RAM.
19	Serial	FERSI [_/E]	Erases the code ROM on the target board.
20	erasing	FERSC [_/E]	Erases the data ROM on the target board.
21		FERSA [_/E]	Erases the code ROM and data ROM on the target board and
			removes write protect.
22	Serial erase	FEIJ	Performs erase check for the code ROM on the target board.
23	check	FEC	Performs erase check for the data ROM on the target board.
24	Serial	FPROTECT 🕘	Protects the ROM on the target board.
	protection		
25	Loading	LI_file name	Loads code ROM files from the host computer to the ROM
	from file		writer.
26		LC_file name	Loads a data ROM file from the host computer to the ROM
			writer.
27	Saving to	SI_file name	Saves the code ROM data in the ROM writer as two files in
	file		the host computer.
28		SC_file name	Saves the data ROM data in the ROM writer as a file in the
L			host computer.
29	Dump	DI [_address1 [_adress2]] [_/H,/L]	Dumps (displays) the code ROM data in the RAM.
30	-	DC [_address1 [_address2]] [_/C]	Dumps (displays) the data ROM data in the RAM.
31	Logging	LOG_file name	Saves data displayed on the screen.
		LOG_/E	Terminates by /E.
32	Macro	MAC_file name	Executes the commands recorded in the macro file.
33	History		Displays the commands that have been input.
34	Template	[f1] or [f3]	Displays the previously input command.
35	DOS	DOS	Returns to DOS temporally.
		EXIT	Returns from DOS by entering EXIT.
36	HELP	HELPJ	Displays list of commands.
37	QUIT	Q	Terminates the program and returns to DOS.

• 🖵 indicates Enter key.

_ indicates space key.
A parameter enclosed by [] can be omitted.
, indicates selection item.

Loading and saving file names must not include extension.
Logging and macro file names must include extension.

A.5.5 Error messages

Error message	Description
ROM WRITER NOT POWER ON	The PROM writer does not respond when a start-up check command is
	issued.
SUM CHECK ERROR	An IPL checksum error has occurred in the PROM writer.
RAM R/W ERROR	An error has occurred during R/W check for the RAM.
FILE DATA FORMAT ERROR	There is an error in the data format of the file to be transferred.
FILE DATA SUMCHECK ERROR	There is an error in the checksum data of the file.
COMMUNICATION ERROR 1	The PROM writer does not respond when a command is issued from the
	host computer.
	The PROM writer sent NAK to the host computer.
	The host computer sent NAK to the PROM writer.
COMMUNICATION ERROR 2	The onboard ROM sent NAK to the PROM writer.
	The PROM writer sent NAK to the onboard ROM.
COMMUNICATION ERROR 3	The onboard ROM does not respond when a command is issued from the
	PROM writer.
WRITE ERROR	An error has occurred during writing data to the ROM (on the socket or
ADDRESS ROM : RAM	target board).
XXX XXX XXX	An error has occurred during checking after writing.
WRITE ERROR	
ADDRESS ROM : RAM	
XXX X X	
VERIFY ERROR	A verification error has occurred.
ADDRESS ROM : RAM	
XXX XXX XXX	
VERIFY ERROR	
ADDRESS ROM : RAM	
XXX X X	
ERASE ERROR	Data bit other than "1" has been detected during erase check.
ADDRESS ROM	Data on other than 1 has been detected during crase check.
XXX XXX	
ERASE ERROR	
ADDRESS ROM	
XXX X	
COMMAND ERROR	Input format is incorrect.
	Option is incorrect.
FILE NOT FOUND	The specified file is not found.

A.6 PROM Programming Notes

- (1) The PROM bit data is set to "1" at shipment. Therefore, It must be programmed before operating the IC in the normal operation mode.
- (2) The PROM data can be rewritten up to 100 times for both the code and data ROMs.
- (3) The circuit board should be designed so that the terminals can switch the input signals that differ between the PROM serial programming mode and the normal operation mode.
- (4) The terminals for the PROM programmer should be set correctly according to the operating mode and fixed so that they cannot be changed during operation.Especially the SPRG terminal must be fixed at a Low level in the programming mode, while it must be fixed at a High level or must be opened in the normal operation mode. Changing the voltage level may damage the IC.
- (5) When a verify error occurs even if the PROM writing has completed normally, rewrite data without erasing the PROM.
- (6) Rewriting the PROM is done at on the user's own risk.

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone: +1-310-955-5300 Fax: +1-310-955-5400

- SALES OFFICES -

West

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -Riesstrasse 15 80992 Muenchen, GERMANY Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

- GERMANY -

SALES OFFICE Altstadtstrasse 176

51379 Leverkusen, GERMANY Phone: +49-(0)217-15045-0 Fax: +49-(0)217-15045-10

- UNITED KINGDOM -

UK BRANCH OFFICE

2.4 Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

- FRANCE -

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

ASIA

- CHINA -

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone: 64106655 Fax: 64107320

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone: 21-6485-5552 Fax: 21-6485-0775

- HONG KONG, CHINA -EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, HONG KONG Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

 10F, No. 287, Nanking East Road, Sec. 3

 Taipei, TAIWAN, R.O.C.

 Phone: 02-2717-7360

 Fax: 02-2712-9164

 Telex: 24444

 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2 HsinChu 300, TAIWAN, R.O.C. Phone: 03-573-9900 Fax: 03-573-9169

- SINGAPORE -

EPSON SINGAPORE PTE., LTD. No. 1 Temasek Avenue. #36-00

Millenia Tower, SINGAPORE 039192 Phone: +65-337-7911 Fax: +65-334-2716

- KOREA -

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-Dong Youngdeungpo-Ku, Seoul, 150-010, KOREA Phone: 02-784-6027 Fax: 02-767-3677

- JAPAN -

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I (Europe & U.S.A.) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II (Asia) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of "**Saving**" **Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings**.



SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic devices information on Epson WWW server http://www.epson.co.jp/device/