

CMOS 8-BIT SINGLE CHIP MICROCOMPUTER **E0C88 Family**

E0C88 CORE CPU MANUAL



NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency. Please note that "E0C" is the new name for the old product "SMC". If "SMC" appears in other manuals understand that it now reads "E0C".

E0C88 Core CPU Manual

PREFACE

This manual explains the architecture, operation and instruction of the core CPU E0C88 of the CMOS 8-bit single chip microcomputer E0C88 Family.

Also, since the memory configuration and the peripheral circuit configuration is different for each device of the E0C88 Family, you should refer to the respective manuals for specific details other than the basic functions.

CONTENTS

1 OUTLINE	I
1.1 Features	1
1.2 Instruction Set Features	1
1.3 Block Diagram	1
1.4 Input-Output Signal	2
2 ARCHITECTURE	4
2.1 Address Space and CPU Model	4
2.2 ALU and Registers	5
2.2.1 ALU	5
2.2.2 Register configuration	5
2.2.3 Flags	6
2.2.4 Complimentary operation and overflow	8
2.2.5 Decimal operation and unpack operation	10
2.2.6 Multiplication and division	11
2.3 Program Memory	12
2.3.1 Configuration of the program memory	12
2.3.2 PC (Program counter) and CB (Code bank register)	13
2.3.3 Bank management	14
2.3.4 Branch instruction	14
2.4 Data Memory	17
2.4.1 Data memory configuration	17
2.4.2 Page registers EP, XP, YP	18
2.4.3 Stack	18
2.4.4 Memory mapped I/O	20
3 CPU OPERATION AND PROCESSING STATUS	21
3.1 Timing Generator and Bus Control	21
3.1.1 Bus cycle	21
3.1.2 Wait state	22
3.2 Outline of Processing Statuses	23
3.3 Reset Status	24
3.4 Program Execution Status	25
3.5 Exception Processing Status	25
3.5.1 Exception processing types and priority	26
3.5.2 Exception processing factor and vectors	27
3.5.3 Interrupts	27
3.5.4 Exception processing sequence	28

CONTENTS

3.6	<i>Bus Authority Release Status</i>	31
3.7	<i>Standby Status</i>	33
3.7.1	<i>HALT status</i>	33
3.7.2	<i>SLEEP status</i>	34
4	INSTRUCTION SETS	35
4.1	<i>Addressing Mode</i>	35
4.2	<i>Instruction Format</i>	39
4.3	<i>Instruction Set List</i>	40
4.3.1	<i>Function classification</i>	40
4.3.2	<i>Symbol meanings</i>	41
4.3.3	<i>Instruction list by functions</i>	42
4.4	<i>Detailed Explanation of Instructions</i>	59
APPENDIX A	<i>Operation Code Map</i>	195
B	<i>Instruction List by Addressing Mode</i>	198
C	<i>Instruction Index</i>	210

1 OUTLINE

The E0C88 is the core CPU of the 8-bit single chip microcomputer E0C88 Family that utilizes original EPSON architecture. It has a maximum 16M bytes address space and high speed, abundant instruction sets. It handles a wide range of operating voltages and features low power consumption. In addition, it has adopted a unified architecture and a peripheral circuit interface for its memory mapped I/O mode to flexibly meet future expansion of the E0C88 Family.

1.1 Features

The E0C88 boasts the below features.

Address space	Maximum 16M bytes
Instruction cycle	1–15 cycles (1 cycle = 2 clocks)
Instruction set	608 types
Register configuration	Data registers 2 Index registers 3 (One is used as a data register) Program counter Stack pointer System condition flag Customize condition flag
Exception processing factors	Reset, zero division and interrupt
Exception processing vectors	Maximum 128 vectors
Standby function	HALT/SLEEP
Peripheral circuit interface	Memory mapped I/O system

1.2 Instruction Set Features

- (1) It adopts high efficiency machine cycle plus high speed and abundant instruction sets.
- (2) Memory management can be done easily by 12 types of addressing modes.
- (3) It has effective 16 bit operation functions including address calculation.
- (4) It includes powerful decimal operation functions such as a decimal operation mode and pack/unpack instruction.
- (5) It supports the realization of various types of special service microcomputers through customized flag instructions.
- (6) It is composed of an instruction system that enables relocatable programming, thus permitting easy development of software libraries.

1.3 Block Diagram

Figure 1.3.1 shows the E0C88 block diagram.





Fig. 1.3.1
E0C88 block diagram

1.4 Input-Output Signal

Tables 1.4.1 (a) and 1.4.1 (b) show the input/output signals between the E0C88 and the peripheral circuits.

Table 1.4.1(a) Input/output signal list (1)

Type	Name	Signal name	I/O	Function
Power	Power	VDD	I	Inputs the + side power.
	Ground	VSS	I	Inputs the - side power (GND).
Clock	Clock input	CLK	I	Inputs the system clock from the peripheral circuit.
	Clock output	PK PL	O	Outputs the two phase divided signals to be generated from the system clock input to the CLK terminal as following phase. 
Address bus	Address bus	A00–A23	O	A 24-bit address bus.
Data bus	Data bus	D0–D7	I/O	An 8-bit bidirectional data bus.
Bus control signal	Wait	WAIT	I	Controls the wait state insertion for the access time extension during memory access. This control will become valid with LOW level input.
	Read	R <bar>D</bar>	O	A memory (and peripheral circuit) read signal. It shifts to LOW level during readout.
	Write	WR	O	A memory (and peripheral circuit) write signal. It shifts to LOW level during writing.
	Read interrupt vector address	RDIV	O	An interrupt vector address read signal. It shifts to LOW level during readout of the vector address.
System control signal	Reset	S <bar>R</bar>	I	A LOW level input shifts the CPU into the reset status.
	Mode setting	MODE	I	Sets the CPU operation mode by means of the peripheral circuit. LOW: Minimum mode HIGH: Maximum mode
	Customize condition flag	F0–F3	I	A status signal input by a peripheral circuit. The meaning of the signal differs depending on the peripheral circuit.
	Micro sleep	USLP	O	The USLP is set to HIGH level 1 cycle prior to the CPU's entry into the SLEEP status as a result of the SLP (SLEEP) instruction. The peripheral circuit controls the oscillation stop based on this signal.
	Bus authority request	BREQ	I	This is the bus authority request signal when the peripheral circuit makes a DMA transmission. LOW level input to this terminal causes the CPU to release bus. The address bus, data bus and read/write signal shift to the high impedance status.
	Bus authority acknowledge	BACK	O	This is response signal that indicates a bus authorization has been released to the peripheral circuit. It shifts to LOW level when bus authorization has been released.
	Stack pointer page	SPP0–SPP7	I	This is a page address of the stack pointer that is specified by the peripheral circuit. When the stack pointer accesses the memory, this address is output to the page section (AD16–AD23) of the address bus.

Refer to Chapter 3, "CPU OPERATION AND PROCESSING STATUSES" for the timing of each signal and related information.

Table 1.4.1(b) Input/output signal list (2)

Type	Name	Signal name	I/O	Function														
Interrupt signal	Non-maskable interrupt	NMI	I	This is an interrupt signal not permitting masking by the software. The input is sensed at the falling edge.														
	Interrupt request 3	IRQ3	I	This is an interrupt signal permitting masking by the software. The interrupt priority is level 3 and the input is sensed at a LOW level.														
	Interrupt request 2	IRQ2	I	This is an interrupt signal permitting masking by the software. The interrupt priority is level 2 and the input is sensed at a LOW level.														
	Interrupt request 1	IRQ1	I	This is an interrupt signal permitting masking by the software. The interrupt priority is level 1 and the input is sensed at a LOW level.														
	Interrupt mask	IMASK	I	This is an interrupt mask signal input by the peripheral circuit. When the page section, etc. of the stack pointer configured on the peripheral circuit section is accessed, LOW level is input to this terminal and the below interrupt is masked. NMI, IRQ3, IRQ2, IRQ1														
	Interrupt acknowledge	IACK	O	This is a response signal that indicates that an interrupt request has been received. It shifts to LOW level when an interrupt has been received. The peripheral circuit receives this signal and holds the vector address. This signal also shifts to LOW level when exceptional processing is executed by reset and zero division.														
Status signal	Interrupt flag	I0F I1F	O	A status of the interrupt flag (I0, I1) in the system condition flag (SC) is output.														
	First operation code fetch signal	SYNC	O	This is a signal that becomes active when the CPU fetches the first operation code. It shifts to HIGH level during the bus cycle of the first operation code fetch. The interrupt is sampled at the rising edge of this signal.														
	Stop signal	STOP	O	This is a signal that becomes low level when the CPU shifts into the following status: • CPU stops by HALT instruction • CPU stops by SLP instruction • The bus authorization has been released by LOW level input to the BREQ terminal.														
	Data bus status	DBS0 DBS1	O	This is a 2 bit status signal that indicates the data bus status as follows.														
				<table> <thead> <tr> <th>DSB1</th> <th>DSB0</th> <th>State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>High impedance</td> </tr> <tr> <td>0</td> <td>1</td> <td>Interrupt vector address read</td> </tr> <tr> <td>1</td> <td>0</td> <td>Memory write</td> </tr> <tr> <td>1</td> <td>1</td> <td>Memory read</td> </tr> </tbody> </table>	DSB1	DSB0	State	0	0	High impedance	0	1	Interrupt vector address read	1	0	Memory write	1	1
DSB1	DSB0	State																
0	0	High impedance																
0	1	Interrupt vector address read																
1	0	Memory write																
1	1	Memory read																

Note: Input/output signals may differ from the above table, for example, a peripheral circuit signal may be added by each device of the E0C88 Family.

2 ARCHITECTURE

The E0C88 has a maximum 16M bytes address space and can thus respond to large scale applications. Here we will explain such points as this address space and memory control as well as the configuration of the registers.

2.1 Address Space and CPU Model

CPU models of the four types MODEL0 to MODEL3 are set in the E0C88 according to the size of the address space and whether or not there is a multiplication/division instruction. The differences in each model are as shown in Table 2.1.1 and have been designed to permit selection according to the microcomputer service and the scope of the application as per Table 2.1.1.

Either the minimum mode that makes the programming field a maximum 64K bytes or the maximum mode that makes it a maximum 8M bytes for MODEL2 and MODEL3 can be selected, depending on the MODE terminal setting of CPU. Figure 2.1.1 shows the memory map concept for each CPU model.

The program memory is managed by dividing the bank for each 32K bytes and the data memory into one page for each 64K bytes.

See "2.3 Program Memory" and "2.4 Data Memory".

Note: The memory configuration varies for the respective devices of the E0C88 Family. Refer to the manual for each device.

Table 2.1.1 CPU model

CPU model	Address space	Multiplication division instruction
MODEL0	64K bytes	Not available
MODEL1	64K bytes	Available
MODEL2	16M bytes	Not available
MODEL3	16M bytes	Available

Table 2.1.2 Setting of the operation mode (MODEL2/3)

MODE	Operation mode	Programming area
0	Minimum mode	Maximum 64K bytes
1	Maximum mode	Maximum 8M bytes




Fig. 2.1.1 Memory map

2.2 ALU and Registers

2.2.1 ALU

The ALU (arithmetic and logic unit) performs the operation between the 8-bit and the 16-bit data stored in the two types of temporary registers TEMP 0 and TEMP 1. The ALU functions are as indicated in Table 2.2.1.1.

After having been stored in the 16-bit temporary register TEMP 2, the operation result is either stored in the register/memory or used as address data according to the operation instruction. In addition, the Z (zero) flag, C (carry) flag V (overflow) flag and N (negative) flag are set/reset according to the operation result.

See "2.2.3 Flags".

2.2.2 Register configuration

Figure 2.2.2.1 shows the register configuration of the E0C88.

Table 2.2.1.1 ALU operation functions

Arithmetic function	Arithmetic instruction	16-bit operation
Addition	ADD, ADC	○
Subtraction	SUB, SBC	○
Logical product	AND	
Logical sum	OR	
Exclusive OR	XOR	
Comparison	CP	○
Bit test	BIT	
Increment/decrement	INC, DEC	○
Multiplication	MLT	
Division	DIV	
Compliment	CPL, NEG	
Rotate	RL, RLC, RR, RRC	
Shift	SLA, SLL, SRA, SRL	
Pack/unpack	PACK, UPCK	
Code extension	SEP	

Standard section (Common for MODEL0–MODEL3)

7 (15) B	0 7 A 0	Data register A, B (BA)
7 (15) H	0 7 L 0	Index (data) register HL, (H and L)
15	IX 0	Index register IX
15	IY 0	Index register IY
15	PC 0	Program counter
15	SP 0	Stack pointer
	7 BR 0	Base register
SC	1 0 UD N V C Z	System condition flag
CC	F3 F2 F1 F0	Custmize condition flag

Expansion section (MODEL2, MODEL3)

7 NB 0	New code bank register
7 CB 0	Code bank register
7 EP 0	Expand page register
7 XP 0	Expand page register for IX
7 YP 0	Expand page register for IY

Fig. 2.2.2.1 Register configuration

A and B registers

The A and B registers are respective 8-bit data registers and they perform data transfer and operation with other registers and/or data memories, transfer of immediate data and operations. They are respectively used independently for 8-bit transfer/operations and used in a BA pair that makes the B register the upper 8-bit for 16-bit transfer/operations.

HL register

The HL register is a 16-bit index register that is used for indirect addressing of the data memory (specification of the address within the page). It performs 16-bit data transfer and operations with other registers and/or memories.

It can also be used as a data register by splitting it into respective 8-bit H and L registers. In this case, the L register can also be used as a displacement at the time of indirect addressing by the IX and IY registers.

See "2.4 Data Memory".

See "4.1 Addressing Mode".

IX and IY registers

The IX and IY registers are respective 16-bit index registers that are used for indirect addressing of the data memory (specification of the address within the page). They perform 16-bit data transfer and/or operations with other registers and/or data memories.

See "2.4 Data Memory".

See "4.1 Addressing Mode".

PC (Program Counter)

The PC is a 16-bit counter register that does the addressing of the program memory and it indicates the following address to be executed.

See "2.3 Program Memory".

SP (Stack Pointer)

The SP is a 16-bit counter register that indicates the stack address (address within the stack page). It performs 16-bit data transfer and /or operations with the other registers and /or data memories.

See "2.4.3 Stack".

BR (Base Register)

The BR is an 8-bit index register and is used for upper 8-bit address specification within the page at the time of 8-bit absolute addressing (specifies the lower 8 bits with immediate data.).

See "4.1 Addressing Mode".

SC (System Condition Flag)

The SC is an 8-bit flag and is configured with Z, C, V and N flags that indicate the operation result, D and U flags that set the operation mode, and I0 and I1 flags that set the interrupt priority level.

See "2.2.3 Flags".

CC (Customize Condition Flag)

The CC is a 4-bit flag that indicates the various types of statuses that are selected by the peripheral circuit. It is set / reset by the peripheral circuit and is used as a branch instruction condition.

See "2.2.3 Flags".

NB (New Code Bank Register)

The NB register is an 8-bit register that specifies the program memory bank. The NB register is set for the CPU models MODEL2 and MODEL3.

See "2.3 Program Memory".

CB (Code Bank Register)

The CB register is an 8-bit register that indicates the currently selected bank of the program memory. When the data has been set to the NB register, the data is loaded into the CB register and a new bank is selected.

The CB register is set for the CPU models MODEL2 and MODEL3.

See "2.3 Program Memory".

EP, XP and YP (Expand Page Registers)

These registers are 8-bit registers that specify the data memory page.

The EP register is used at the time of indirect addressing by the HL register or absolute addressing by the immediate data.

The XP register and YP register are used at the time of indirect addressing by the IX register or indirect addressing by the IY register, respectively.

These registers are set by the CPU models MODEL2 and MODEL3.

See "2.4.2 Page registers EP, XP, YP".

See "4.1 Addressing Mode".

2.2.3 Flags

The system condition flag (SC) that indicates such things as the operation result status within the CPU and the customize condition flag (CC) that indicates the peripheral circuit status are set for the E0C88.


System condition flag (SC)

Fig. 2.2.3.1 System condition flag

Figure 2.2.3.1 indicates the system condition flags and is composed of the register SC that is configured by an 8-bit flag.

The system condition flags Z (zero), C (carrier), V (overflow) and N (negative) flags are set / reset according to the operation results and the I0 and I1 (interrupt) flags are set / reset by the interrupt. These flags can also be operated by the below instructions.

AND	SC,#nn	(Resets the optional flag)
OR	SC,#nn	(Sets the optional flag)
XOR	SC,#nn	(Inverts the optional flag)
LD	SC,#nn	(Flag write)
LD	SC,A	(Flag write)
POP	SC	(Flag return)
RETE		(Flag evacuation)

The Z, C, N and V flags are used for condition judgments at the time of conditional jump/call instruction execution for JRS instructions and/or CARS instructions.

See "4.4 Detailed Explanation of Instructions".

Here following the respective flags are explained.

(1) Z (zero) flag

The Z flag is set to '1' when the arithmetic instruction execution result has become '0' and is set at '0' when the result is other than '0'.

(2) C (carry) flag

When a carry (carry from the most significant bit) has been generated by the execution of an addition instruction, or when a borrow (borrow to the most significant bit) has been generated by the execution of an addition instruction/comparison instruction, the C flag is set to '1' and otherwise is set to '0'. However, the C flag will not vary depending on the execution of an 1 addition-subtraction instruction (INC and DEC instructions).

The C flag also varies according to the execution of the rotate/shift instruction.

It is reset to '0' when multiplication-division instructions (MLT and DIV instructions) have been executed.

(3) V (overflow) flag

The V flag is set to '1' when the result of the operation exceeds the range of the complementary representation by 8 bits or 16 bits and is reset to '0', when it is within the range. 8 bits become

-128–127 for the range of the complementary representation and 16 bits become -32768–32767.

However, the V flag will not change according to the execution of an logic operation instruction (AND, OR and XOR instructions, excluding cases where the destination is SC) and a 1 increment-decrement instruction (INC and DEC instructions) even within an operation instruction. When a multiplication instruction (MLT instruction) has been executed, it is reset to '0'. When a division instruction (DIV instruction) has been executed, it is set to '1' when the quotient is exceeded the 8-bit data range. The V flag indicates the overflow of a complementary operation, in contrast to the fact that the C flag indicates an over (under) flow of an absolute value operation.

When performing a complimentary operation that is likely to overflow, the V flag must be checked and the operation result corrected when it is '1'.

See "2.2.4 Complimentary operation and overflow".

(4) N (negative) flag

When the result of a performed operation is minus (The most significant bit is '1'), N flag is set to '1' and when it is plus (The most significant bit is '0'), N flag is reset to '0'. However, the N flag does not change according to the execution of an 1 increment-decrement instruction (INC and DEC instructions).

(5) D (decimal) flag

The D flag is the bit that sets the CPU such that it performs a decimal operation (The operation result is decimal corrected) at the time of execution of an 8-bit addition subtraction instruction. Setting it to '1' causes it to perform a decimal operation and it performs a hexadecimal operation at '0'.

See "2.2.5 Decimal operation and unpack operation".

(6) U (unpack) flag

The U flag is the bit that sets the CPU such that it performs an unpack operation (executes the operation for the upper 4 bits as '0') upon execution of an 8-bit addition-subtraction operation. Setting it to '1' causes it to perform a unpack operation and it performs a 8-bit operation at '0'.

See "2.2.5 Decimal operation and unpack operation".

(7) I0 and I1 (interrupt) flags

The I0 and I1 flags are the bits that set the interrupt priority level. The CPU accepts interrupts that are set higher level than interrupt priority level set with these two bits. Also when an interrupt is generated, it is automatically set to new value that it will mask the interrupts for that level and below.

See "3.5.3 Interrupts".

We have indicated the flags that change due to execution of an instruction by "↑" in the instruction set lists and other documents. The D and U flags have a "★" attached to them, indicating that those instructions permit decimal operations and unpack operations.

Customize condition flag (CC)




Fig. 2.2.3.2 Customize condition flag

The customize condition flags are as shown in Figure 2.2.3.2 and consist of the CC registers that are made up of 4-bit flags.

Each of the CC flags consist of the names F0–F3 and vary according to the signals that are input to the F0–F3 terminals of the E0C88 from the peripheral circuit. Since the signal indicating the status of the peripheral circuit is input here, the program can be branched according to the status of the peripheral circuit reflected for each flag.

The E0C88 has been conceived to permit special purpose microcomputers to be created easily. The CC flag is used for condition judgment at the time of a conditional jump / call instruction execution of a JRS instruction and / or a CARS instruction.

See "4.4 Detailed Explanation of Instructions".

2.2.4 Complimentary operation

and overflow

Complementary representations are used within the E0C88 for the handling of minus data. Here following we will explain about operations using complimentary expressions and compliments.

Compliments

When a minus number is handled by the micro-computer a complimentary representation is generally used. Compliments contain two types of expressions, 1 compliment and 2 compliment type. Normally when referring simply to a compliment the 2 compliment type is indicated. In the E0C88 as well, a minus number is expressed by 2 complements.

Compliments of the optional number N are expressed by the following expression and the range where a 2 compliment representation is permissible is -128–127 in the case of 8 bits and -32768–32767 in the case of 16 bits. The range where a 1 compliment representation is possible is -127–127 in the case of 8 bits and -32767–32767 in the case of 16 bits.

When an complement representation is used, the most superior bit of the minus number must absolutely become '1', the content of the most superior bit is reflected in the N (negative) flag.

In addition, the "CPL" instruction (conversion to 1 compliment) and a "NEG" instruction (conversion to 2 compliments) are prepared for conversion of 8 bits data to compliment. The "SEP" instruction is prepared for expanding the 8 bit compliment to 16 bits.

Example: NEG instruction and SEP instruction

Instruction	B reg.	A reg.	N flag
LD A,#127	0000 0000	0111 1111	0
NEG A	0000 0000	1000 0001	1
SEP	1111 1111	1000 0001	1

2 compliment		1 compliment	
8-bit	$-N = 2^8 - N = 256 - N$	8-bit	$-N = 2^8 - 1 - N = 255 - N (= \bar{N})$
127	= 0111 1111b	127	= 0111 1111b
126	= 0111 1110b	126	= 0111 1110b
:		:	
2	= 0000 0010b	2	= 0000 0010b
1	= 0000 0001b	1	= 0000 0001b
0	= 0000 0000b	0	= 0000 0000b
-1	= 1111 1111b (= 1 0000 0000b - 0000 0001b)	-1	= 1111 1110b (= 1111 1111b - 0000 0001b)
-2	= 1111 1110b (= 1 0000 0000b - 0000 0010b)	-2	= 1111 1101b (= 1111 1111b - 0000 0010b)
:		:	
-127	= 1000 0001b (= 1 0000 0000b - 0111 1111b)	-126	= 1000 0001b (= 1111 1111b - 0111 1110b)
-128	= 1000 0000b (= 1 0000 0000b - 1000 0000b)	-127	= 1000 0000b (= 1111 1111b - 0111 1111b)
16-bit	$-N = 2^{16} - N = 65536 - N$	16-bit	$-N = 2^{16} - 1 - N = 65535 - N (= \bar{N})$
32767	= 0111 1111 1111 1111b	327677	= 0111 1111 1111 1111b
32766	= 0111 1111 1111 1110b	327666	= 0111 1111 1111 1110b
:		:	
2	= 0000 0000 0000 0010b	2	= 0000 0000 0000 0010b
1	= 0000 0000 0000 0001b	1	= 0000 0000 0000 0001b
0	= 0000 0000 0000 0000b	0	= 0000 0000 0000 0000b
-1	= 1111 1111 1111 1111b (= 1 0000 0000 0000 0000b - 0000 0000 0000 0001b)	-1	= 1111 1111 1111 1110b (= 1111 1111 1111 1111b - 0000 0000 0000 0001b)
-2	= 1111 1111 1111 1110b (= 1 0000 0000 0000 0000b - 0000 0000 0000 0010b)	-2	= 1111 1111 1111 1101b (= 1111 1111 1111 1111b - 0000 0000 0000 0010b)
:		:	
-32767	= 1000 0000 0000 0001b (= 1 0000 0000 0000b - 0111 1111 1111b)	-32766	= 1000 0000 0000 0001b (= 1111 1111 1111 1111b - 0111 1111 1110b)
-32768	= 1000 0000 0000 0000b (= 1 0000 0000 0000b - 1000 0000 0000 0000b)	-32767	= 1000 0000 0000 0000b (= 1111 1111 1111 1111b - 0111 1111 1111 1111b)

Compliment expression and V (overflow) flag

In the case of an operation by an absolute value such as an address operation, a correct operation result is obtained in the range of 0–255 with 8 bits and in the range of 0–65535 with 16 bits. When an overflow or an underflow has occurred due to an operation and it misses the range, the C (carrier) flag is set to '1'.

The correct operation result range when the operands have become compliments is -128–127 for 8 bits and -32768–32767 for 16 bits and whether operation result is correct or not cannot only be judged by the C flag. To perform this judgment, the V (overflow) flag is set and the V flag is set to '1', when it has exceeded the compliment representation range.

Since the ALU does not differentiate absolute operations and complementary operations, the setting/resetting of the C flag and V flag is done by whether or not the operation result is within the above mentioned range. Consequently, when the V flag may also be set to '1' for absolute value operations.

Since in this case the V flag has no meaning, the V flag must not be verified by the program. Since only a complimentary operation can judge an overflow by the V flag, you should judge it by whether or not the data handled by the application has an attached code.

Here following are indicated examples of 8-bit operations and the changes of the V and C flags resulting from their operation results.

Example:

Addition example (ADD A,B)

A reg.	B reg.	Result (A reg.)	V flag	C flag
0101 1010	1010 0101	1111 1111	0	0
0101 1011	1010 0101	0000 0000	0	1
0101 1011	0010 0101	1000 0000	1	0

Subtraction example (SUB A,B)

A reg.	B reg.	Result (A reg.)	V flag	C flag
0101 1010	0101 1010	0000 0000	0	0
0101 1010	0101 1011	1111 1111	0	1
0101 1010	1101 1010	1000 0000	1	1

2.2.5 Decimal operation

and unpack operation

When executing the below 8-bit arithmetic instructions on the E0C88, you can set it to perform decimal operations in addition to the normal hexadecimal operations, unpack operations and operations by combinations of these. These settings are done by the D (decimal) flag and the U (unpack) flag.

Arithmetic instructions permitting 10 decimal and unpack operations

ADD, ADC, SUB, SBC, NEG

They are all 8-bit arithmetic instructions and attaching a "★" to the D flag and U flag sections in the instruction set list indicates that a decimal operation and unpack operation is possible.

Decimal operation

When the arithmetic instruction (ADD, ADC, SUB, SBC or NEG) has been executed in the status where the D flag is set to '1', a decimal operation can be done. The operation result is obtained by the BCD (binary-coded decimal) code.

When a decimal operation is done, an "OR SC,#00010000B" or similar instruction sets the D flag to '1' and the operands to BCD code prior to execution the arithmetic instruction.

When the operands are not in BCD code, the correct result may sometimes not be obtained.

- SC flag at the time of a decimal operation

Following execution of the decimal operation, the N/V/C/Z flags of the SC are set according to the operation result, as shown below.

N: Always Reset (0)

V: Always Reset (0)

C: When there has been a carry from the 2-digit decimal value or a borrow to the 2-digit decimal value Set (1)

When there has not been Reset (0)

Z: When the operation result = 0 Set (1)

When the operation result ≠ 0 Reset (0)

Examples:

Instruction	Setting value		Result		SC			
	A reg.	B reg.	A reg.	N	V	C	Z	
ADD A,B	55	28	83	0	0	0	0	
ADD A,B	74	98	72	0	0	1	0	
SUB A,B	55	55	00	0	0	0	1	
SUB A,B	55	28	27	0	0	0	0	
SUB A,B	74	98	76	0	0	1	0	

bits of operands are disregarded (considered as '0') and the operation for the lower 4 bits alone is done.

Unpack operation

When executing an 8-bit arithmetic (ADD, ADC, SUB, SBC, NEG) instruction by setting the U flag to '1', you can perform the operation in the below indicated unpack format.

The unpack operation disregards the upper 4-bit data and performs the operation for the lower 4 bits alone. After execution, only the operation results for the lower 4 bits are output and '0' is output for the upper 4 bits.

Since the unpack operation stores 1 digit of data for the memory address, the digit matching of the operand can be done easily. (The digit matching in this case, becomes memory address pointing alone.)

<Example of ADD instruction>

MSB	2 ⁴	2 ³	LSB	
Undefined		Augend		Register or memory
+	Undefined	Addend		Register or memory
	0		Result (sum)	Register or memory

- SC flag at the time of an unpack operation

Since an unpack operation is only affects the lower 4-bit data, the SC flag also changes according to the operation result for the lower 4 bits. Following execution of the unpack operation, the N/V/C/Z flags of the SC are set according to the operation result, as shown below.

N: When the 2³ bit is '1' Set (1)
When the 2³ bit is '0' Reset (0)

V: When it exceeds the 4-bit complementary range (-8 to 7) Set (1)
When it is within the range Reset (0)

C: When there has been a carry from the 2³ bit and a borrow to the 2³ bit Set (1)
When there has not been Reset (0)

Z: When the lower 4 bits = 0 Set (1)
When the lower 4 bits ≠ 0 Reset (0)


Example: ADD A,B

Setting value		Result	SC			
A reg.	B reg.	A reg.	N	V	C	Z
20H	D0H	00H	0	0	0	1
2EH	53H	01H	0	0	1	0
C7H	52H	09H	1	1	0	0

- Auxiliary unpack operation instruction
- "PACK" and "UPCK" instructions have been prepared that mutually convert the unpack format and the pack format (normal 8-bit data format), permitting easy format conversion.

PACK instruction:


Converts the unpack format data of the BA register into pack format and stores it in the A register.

**Example: PACK instruction**

Setting value		Result	SC			
BA reg.	A reg.	A reg.	N	V	C	Z
38C4H		84H				Unchanged

UPCK instruction:

Converts the 8-bit data of the A register into unpack format and stores it in the BA register.

**Example: UPCK instruction**

Setting value		Result	SC			
A reg.	BA reg.	BA reg.	N	V	C	Z
84H		0804H				Unchanged

2.2.6 Multiplication and division

The E0C88 MODEL1 and MODEL3 possess multiplication and division functions. In MODEL0 and MODEL2, these functions and the multiplication/division instructions explained below cannot be used.

Multiplication

Multiplication is done using the MLT instruction. When executing an MLT instruction, a L register × A register operation is performed and the product is stored in the HL register. The N/V/C/Z flags of the SC are set as following according to this operation result.

- N: When the MSB of the HL register (product) is '1' Set (1)
When it is '0' Reset (0)
- V: Always Reset (0)
- C: Always Reset (0)
- Z: When the HL register (product) is 0000H Set (1)
When other than 0000H Reset (0)

Here below are shown execution examples of the MLT instruction.

Example: (Result: HL reg. = product)

Setting value		Result	SC			
L reg.	A reg.	HL reg.	N	V	C	Z
00H	64H	0000H	0	0	0	1
64H	58H	2260H	0	0	0	0
C8H	58H	44C0H	0	0	0	0
A5H	93H	5EBFH	0	0	0	0
C8H	A5H	80E8H	1	0	0	0

Since multiplication handles the above set value as 8-bit data without a sign and an operation without a sign is executed, the N flag that is set according to the operation result does not indicate a sign. Consequently, even when negative number are multiplied with each other such as C8H × A5H in the above mentioned example, the N flag may at times not be set to '0'.

Division

Division is done using the DIV instruction.

When executing the DIV instruction, an HL register ÷ A register operation is executed, the quotient being stored in the L register and the remainder in the H register.

When the quotient exceeds 8 bits, the V flag (overflow) is set and the content of the HL register is held by the preceding dividend.

When a DIV instruction is executed by setting the A register to '0', a zero division exception processing is generated.

The N/V/C/Z flags of the SC are set as follows, according to the result of this operation.

- N: When the MSB of the L register (quotient) is '1' Set (1)
When it is '0' Reset (0)
- V: When the quotient is not restricted to 8 bits or less Set (1)
When it is restricted Reset (0)
- C: Always Reset (0)
- Z: When the L register (quotient) is 00H Set (1)
When it is other than 00H Reset (0)

Example: SC operating examples

Setting value	SC	Comment
HL reg.	A reg.	N V C Z
nz	nz	↑ ↓ 0 ↑
0000H	nz	0 0 0 1
nz	00H	1 1 0 0
0000H	00H	1 1 0 0

Zero division exception
processing has occurred

nz indicates other than '0' of 8-bit or 16-bit data.

- Division and multiplication execution examples
- Below are indicated execution examples of DIV instructions.

Setting value	Result	SC						
HL reg.	A reg.	L reg.	H reg.	A reg.	N	V	C	Z
1A16H	64H	42H	4EH	64H	0	0	0	0
332CH	64H	83H	00H	64H	1	0	0	0
0000H	58H	00H	00H	58H	0	0	0	1
0301H	02H	01H	03H	02H	1	1	0	0

(Result: L reg. = quotient, H reg. = remainder)

Since the quotient exceeds 8 bits in the 0301H ÷ 02H in the above example, the value of the HL register is held and the result is not output. In cases such as this, it performs the division by separating the dividend into the upper 8 bits and the lower 8 bits as shown below.

<An execution example of 0301H ÷ 02H>

```

LD   HL,#0003H ; Dividend = upper 8 bits
LD   A,#02H    ; Divisor
DIV
LD   [hhll],L  ; Stores the quotient
              ; (upper 8 bits) into memory
LD   L,#01H    ; Dividend
              ; = H register + upper 8 bits
DIV

```

Setting value	Result	SC						
HL reg.	A reg.	L reg.	H reg.	A reg.	N	V	C	Z
0003H	02H	01H	01H	02H	0	0	0	0
0101H	02H	80H	01H	02H	1	0	0	0

Remainder: 01H
Quotient: 0180H

2.3 Program Memory

2.3.1 Configuration of

the program memory

The first 8M bytes (address 000000H–7FFFFFFH) within the 16M byte of address space of the E0C88 are designed to be used as a programming field. However, since the address space is limited to a maximum 64K bytes for MODEL0 and MODEL1, the programming field is also limited to that or less.




Fig. 2.3.1.1 Configuration of program memory

The E0C88 has adopted a bank mapping system to manage memory that exceeds the 64K bytes logic space of the 8-bit CPU. The maximum 8M bytes program memory is respectively divided into 32K bytes banks from bank 0 up to bank 255.

They are laid out on the 64K bytes logic space, such that two banks logically continue as the address 0000H–FFFFH. It executes the program within that address space. The addressing within the logic space is done by the PC (program counter).

The bank 0 (address 00000H–007FFFH) as a common bank in the logic space address 000000H–007FFFH. It normally becomes fixed for this physical address. The address 00000H–0000FFH is allocated by the exception processing (such as interrupt) vector.

See "3.5.2 Exception processing factor and vectors".

Since the common area is fixed, there is no need to allocate an exception processing vector for each bank. General purpose subroutines can also be described into the common area.

The selected bank is laid out by the CB (code bank) register in the latter half address 8000H–FFFFH bank area.

The banks that it lays out in this section can be optionally selected by the program. However, for MODEL0 and MODEL1, they are fixed in bank 1 and for the minimum modes of MODEL2 and MODEL3, they are fixed in one optionally selected bank.

2.3.2 PC (Program counter) and CB (Code bank register)

The PC (program counter) holds the program address to be executed. The PC content is the address within the 64K bytes logic space and it addresses as program memory logically continuing each 32K common area and bank area each that is not continued by a physical address.

The common area is fixed to bank 0 of the physical address, but one optional bank from among 256 banks can be selected for the bank area (MODEL2 and MODEL3).

CB (code bank) is the register that indicates the bank address (0–255) allocated to this bank area. The physical address that is output to the address bus to actually access the memory is created within the CPU as shown in Figure 2.3.2.1.





Fig. 2.3.2.1 Logic address and physical address
(MODEL2/3)

As shown in the figure, 15 bits excluding the most significant bit are output to the address bus within the 16-bit PC. Its content is output to the address bus A00–A14. The most significant bit of the PC indicates the common area at '0' and the bank area at '1', and this content determines whether or not it will output CB to the address bus. In the case of the common area, 00H is output to A15–A22 of the address bus and in the case of the bank area, the content 8 bits of the CB are output. A23 of the address bus is for the exclusive use of data memory area and it always outputs '0' at the time of maximum 8M byte program memory access. As indicated above, since the most significant bit of the PC is not output to the address bus, you should be aware of this at the time of system development.

The PC content is output as is for MODEL0 and MODEL1, because the address bus is 16 bits.

Value of program counter when "LD BA, PC" or "LD HL, PC" instruction is executed

The instruction "LD BA, PC" and "LD HL, PC" load the current value of the program counter into the BA and HL registers, respectively. Remember that when the processor fetches one of these load instruction, it increments the program counter by two to point to next instruction. So when "LD BA, PC" or "LD HL, PC" is executed, the value of the program counter that is loaded is not the address of the load instruction, but the address of the instruction following it. In other words, $PC = <\text{Address of load instruction}> + 2$. For example, if the instruction "LD BA, PC" is at address 100H, 102H is loaded into the BA register.

2.3.3 Bank management

The execution of the program is basically limited to within the bank allocated to the logic space. The bank is only modified at the time of a branch instruction is executed when another bank is specified by a program.

Note: The CB will not be updated even if the PC count has been overflow by the program execution. It will be reexecuted from the beginning of the common area.

Here following we will explain the bank specification method and the operation during branch instruction execution.

In addition, the items indicated related to bank modification are summarized for only MODEL2 and MODEL3.

Bank setting at the time of resetting

At the time of the initial resetting, the CB is initialized to '1' and bank 1 is allocated to the bank area.

Since the common area is fixed to bank 0, the logic address becomes the same as the physical address. This setting is specified by another bank in the program and is not modified until the branching is actually executed by the branch instruction.

Bank specification

The CB that indicates the bank that has been selected cannot be directly modified by the program.

The NB (new code bank) register has been prepared for bank specification and it writes the bank address (0–255) of the branch address before executing the branch instruction.

LD	NB,A	(specified by the A register)
LD	NB,#bb	(specified by the 8-bit immediate data)

The content of the NB is loaded into the CB at the point where the branching is actually done by execution of the branch instruction there following and a new bank is selected for the bank area. When the conditions to not fit for a condition jump or the like, branching is not done and the content of the CB is conversely loaded into the NB. Consequently, it is set up, such that when it executes a branch instruction instead of setting the value for the NB, at that point it will branch into the logic space.




Fig. 2.3.3.1 Bank modification

2.3.4 Branch instruction

Branch instruction modifies the PC and CB to branch the program to an optional address.

The types of branch instructions are classified as follows, according to their operation differences.

Table 2.3.4.1 Types of branch instructions

Type	Condition	Instruction
PC relative jump	Conditional Unconditional	JRS, JRL, DJR
Indirect jump	Unconditional	JP
PC relative call	Conditional Unconditional	CARS, CARL
Indirect call	Unconditional	CALL
Return	Unconditional	RET, RETS, RETE
Software interrupt	Unconditional	INT

There are unconditional branch instructions that also unconditionally branch into the respective above mentioned instructions and several types of conditional branch instructions that branch according to the flag status.

When the condition for a conditional branch instruction has not been met, it does not branch and instead executes the instruction following that branch instruction.

See "4.4 Detailed Explanation of Instructions".

PC relative jump instruction (JRS, JRL, DJR)

The PC relative jump is an instruction that adds the relative address that is specified by the operand for the PC and is branched to that address. It permits relocatable programming.

The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes.

The relative address that can be specified is the range of -128–127 where the "JRS" instruction is an 8-bit complementary and -32768–32767 where the "JRL" instruction is a 16-bit complementary.

In addition, the branch destination address that is added to the PC becomes the logic address for this relative address.




Fig. 2.3.4.1 PC relative jump operation

It can be branched to another bank by prior setting of the NB, but the branch destination strictly cannot specify a physical address within the logic space.

Figure 2.3.4.1 shows the operation of the PC relative jump.

The "JRS" instruction is set by an unconditional jump and 20 types of conditional jump instructions.

The "JRL" instruction is set by an unconditional jump and 4 types of conditional jump instructions.

The "DJR NZ,rr" instruction does '1' subtraction of B register and when the corresponding result is other than '0', it executes the "JRS" unconditional jump instruction.

This instruction permits the simple entry of the repeat routine for that initial value portion making B register the counter.

Example: Wait routine for a 50 cycle time

LD B,#12 ;Sets the initial value for the B register (2 cycle)
DJR NZ,\$;Repeats until the B register becomes '0' (48 cycle)

Indirect jump instruction (JP)

The indirect jump is the instruction that indirectly specifies branch destination address.

The "JP [kk]" instruction loads the content of the address 00kk (kk = 00H–FFH, page is fixed at 0) of the memory into the lower 8 bits of the PC and loads the content of the address 00kk+1 of the memory into the upper 8 bits of the PC, then unconditionally branches into those addresses. The address 00kk it specifies here is set up as the vector field for exception processing and software interrupts.

The "JP HL" instruction unconditionally branches the content of the HL register as an address. Since this instruction can convert operation results as they are into branch destination addresses, it is effective for such things as the creation of jump tables.

PC relative call instruction (CARS, CARL)

The PC relative call is the instruction that adds the relative address specified by the operand to the PC and calls subroutines from that address.

The relative address is a displacement from the address at branching to the branch destination address, and is specified by one or two bytes.

The relative address that can be indicated are the ranges -128–127 where the "CARS" instruction is an 8-bit complimentary indication and -32768–32767 where the "CARL" instruction is an 16-bit complimentary indication.

In addition, since this relative address is added to the PC, the branch destination becomes the logic address.

Branching to other addresses as well can be done by prior setting of the NB, but the branch destination strictly cannot specify a physical relative address within a logic space.

At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) is pushed into the stack as return information.

In the maximum mode of MODEL2/3, in addition to the PC value, the CB value is also pushed onto the stack. When returning from a subroutine, the program sequence returns to the bank where the subroutine was called.

In the minimum mode of MODEL2/3, only the PC value is pushed onto the stack, as with MODEL0/1. Consequently, program memory of 64K bytes or more cannot be used. Figure 2.3.4.2 shows the PC relative call operation.

The "CARS" instruction is set by an unconditional call and 20 types of conditional call instructions. The "CARL" instruction is set by an unconditional call and 4 types of conditional call instructions.




Fig. 2.3.4.2 PC relative call operation

Indirect call instruction (CALL)

The indirect call is a call instruction that indirectly specifies the subroutine address.

The "CALL [hhll]" instruction loads the content of the memory address hhll (hhll = 0000H–FFFFH, page is specified by EP register) into the lower 8 bits of the PC and loads the content of the memory address hhll+1 into the upper 8 bits of the PC to unconditionally call the subroutines for those addresses. At the time of execution of a subroutine call, the PC value (top address of the instruction following the call instruction) and the CB value (in case of the MODEL2/3 maximum mode) are pushed into the stack as return information.

Return instructions (RET, RETS and RETE)

A return instruction is an instruction for returning to the routine called from the subroutine accessed by the call instruction. The return instruction pops the PC value (top address of the instruction following the call instruction) that was pushed onto the stack on executing the subroutine call to the program counter PC.

In the maximum mode of MODEL2/3, the CB value is also popped from the stack and the program returns to the bank where the subroutine was called.

In the minimum mode of MODEL2/3, only the PC value is popped, as with MODEL0/1. When the bank is changed at the time of the execution or after execution of the call instruction, return to the correct address is impossible even if the return instruction is executed.

The "RET" instruction returns the processing to the top address of the instruction following the call instruction with the return information as is. Since the "RETS" instruction returns by adding a '2' to the PC value of the return information, it can skip the 1 byte instruction following the call instruction.




Fig. 2.3.4.3 Return from subroutine

The "RETE" instruction is the return instruction exclusively for the software interrupt routine and exception processing routine and differs from the "RET" instruction in that the content of the SC (system condition flag) is contained in the return information.

See "3.5 Exceptional Processing Status".

Software interrupt instruction (INT)

The software interrupt instruction "INT [kk]" is an instruction that specifies the vector address of the address 00kk (kk = 00H–FFH, page is fixed at 0) to execute its interrupt routine. It is a type of indirect call instruction, but the SC (system condition flag) is also pushed into the stack before branching. Consequently, the interrupt routines executed by this instruction must invariably return by the "RETE" instruction.

See "3.5 Exceptional Processing Status".

Value of program counter when relative branch instruction is executed

JRS, CARS and DJR instructions

The JRS, CARS and DJR instructions are signed 8-bit relative branch instructions in which relative address rr (-128 to 127) added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:

$$<\text{Branch address}> = <\text{Address of branch instruction}> + rr + (n - 1)$$

n ... length of the branch instruction

For example, if the instruction "JRS LE,rr" is at address 100H, branch address is set to 102H + rr.

JRL and CARL instructions

The JRL and CARL instructions are signed 16-bit relative branch instructions in which relative address qqr (−32768 to 32767) added to the current value of the program counter with sign to determine which address control is branched to. This branch address is given by following equation:

$$<\text{Branch address}> = <\text{Address of branch instruction}> + qqr + 2$$

For example, if the instruction "JRL C,qqr" is at address 100H, branch address is set to 102H + qqr.

2.4 Data Memory

2.4.1 Data memory configuration

Everything within the address space (maximum 16M bytes) of the E0C88, with the exception of the field it uses as program memory can be used as data memory.

RAM, display memory, I/O memory controlling the peripheral circuits and like memory is laid out in the data memory field.

The data memory is managed by making 64K bytes one page. Figure 2.4.1.1 shows the data memory configuration.

Since the address space is 64K bytes, it is not necessary to consider management by page for MODEL0/1. MODEL2/3 is configured with 255 pages (maximum).




Fig. 2.4.1.1 Data memory configuration




Fig. 2.4.2.1 Data memory addressing

2.4.2 Page registers EP, XP, YP

The physical space of the data memory is logically delimited into 64K bytes of page. Consequently, the upper 8 bits of the physical address are managed as page sections and the lower 16 bits as logical addresses. The address specification within a page is done primarily by index register and immediate data according to the addressing mode. The 3 page registers EP, XP and YP are set for specification of the page sections in MODEL2 and MODEL3. They are appropriately used according to the addressing mode specification. Figure 2.4.2.1 shows the correspondence of the page registers with the addressing modes.

See "4.1 Addressing Mode".

2.4.3 Stack

The stack is memory that is accessed in the LIFO (Last In, First Out) format and in the E0C88 it is allocated to the RAM field of the data memory. When a subroutine call, exception processing (interrupt), or the like has been generated, the stack is used for register information evacuation by the CPU. In addition, it can effect such operations as register evacuation at an optional program location.

Here following we will describe the storing of data in a stack as "push" and the removal of stored data as "pop".

Stack pointer SP

Data is sequentially pushed from the uppermost address of the stack and, conversely, when data will be removed it is popped in order, from the last pushed data. The register that indicates the stack address that does this push and pop is the SP (stack pointer).

The SP is subtracts '1' (pre-decrement) by one byte data push and adds '1' (post-increment) by one byte data pop.




Fig. 2.4.3.1 Operation of stack

The stack position within the physical memory decided by the SPP0-SPP7 (stack pointer page) signal that is input to the core CPU from the peripheral circuit as a page address and when the stack is accessed, the content of the SPP0-SPP7 is output as is to the page section (A16-A23) of the address.

The address within that page is specified by SP. Generally, setting the address 0000H as the initial value of the SP causes the data to be sequentially pushed toward the lower address from the final address FFFFH of that page.

Note: Since the SP (stack pointer) is undefined at the time of the initial resetting, you should be sure to initialize using the program ("LD SP, **" instruction) before the stack is used.

Subroutine call and stack

When executing a call instruction, the top address of the instruction following the call instruction and the CB (in case of MODEL 2/3 maximum mode) are pushed into the stack as return addresses prior to the branching to the subroutine.

Return information that has been pushed into a stack is popped by execution of a return instruction and reset to PC and CB.

The type of nesting that calls another separate subroutine from within a subroutine is possible up to any level within the usable page memory allocated by the stack.




Fig. 2.4.3.2 Stack consumption at the time of a subroutine call execution

In the maximum mode of MODEL2/3, a subroutine call causes a 3 bytes (CB and PC) consumption of the stack. In the minimum mode of MODEL2/3 and MODEL0/1, it consumes a 2 bytes portion of PC, except for CB.

Exception processing and stack

The return information is pushed to the stack the same as for a subroutine call, at the time of an exception processing (such as interrupt) generation as well. An SC is included in the return information at this time, in addition to the return addresses PC and CB (in case of the MODEL2/3 maximum mode).




Fig. 2.4.3.3 Stack consumption when an exception processing is generated

In the maximum mode of MODEL2/3, the generation of an exception processing (such as interrupt) causes a 4 bytes (PC, CB and SC) consumption of the stack. In the minimum mode of MODEL2/3 and MODEL0/1, it consumes a 3 bytes portion of PC and SC, except for CB.

Other stack operations

The return information by the subroutine call or exception processing (such as interrupt) is automatically pushed, but the general purpose register is not pushed. When you want to return from the subroutine or exception processing routine, maintaining the contents of general purpose register as it was prior to branching, instructions to push and pop the contents of the register must be arranged at the beginning and end of the routine, respectively.

The push/pop of the register is done by the "PUSH" instruction and the "POP" instruction. The registers that can push/pop according to this instruction are as follows.

A, B, L, H, BR, SC, EP*, IP (XP and YP)*, BA, HL, IX, IY

Those with an asterisk ** do not exist in MODEL0/1.

The "PUSH ALL" / "PUSH ALE" (for MODEL2/3) instruction that pushes all the above mentioned registers except for SC with 1 instruction and the "POP ALL" / "POP ALE" (for MODEL2/3) instruction that pops with 1 instruction have been prepared.

PUSH ALL =	PUSH BA	POP ALL =	POP BR
PUSH HL		POP IY	
PUSH IX		POP IX	
PUSH IY		POP IY	
PUSH BR		POP BA	
PUSH ALE =	PUSH BA	POP ALE =	POP IP
PUSH HL		POP EP	
PUSH IX		POP BR	
PUSH IY		POP IY	
PUSH BR		POP IX	
PUSH EP		POP HL	
PUSH IP		POP BA	

"ALL" in the operand is for MODEL0/1. "ALE" is for MODEL2/3, and expanded registers EP and IP (XP and YP) are also pushed/popped.

The storing of arguments transferred to subroutines and the like in stack field is often done for structured programming, however, instructions that control the SP without the use of the above mentioned "PUSH" and "POP" instructions and that permit easy direct access to stack field have also been prepared.

ADD, SUB, CP, INC, DEC, LD

Note: Since the stack is allocated to general purpose RAM, be careful not to overlap the data field and stack field.

2.4.4 Memory mapped I/O

The E0C88 Family makes the E0C88 the core CPU and builds in various types of circuits, such as input/output ports into its periphery. The E0C88 has adopted a memory mapped I/O system for controlling those various peripheral circuits and registers for handling the interchanges of control bits and data of the peripheral circuits has been laid out in the data memory field.

The term I/O memory is used to differentiate this memory field from general purpose RAM, but since they have the page control and access methods in common as data memories, it can control peripheral circuit using normal memory access instructions.




Fig. 2.4.4.1 Peripheral circuit and memory mapped I/O

Models with built-in LCD driver use part of the data memory as the display memory for segment data. Each bit of the display memory field corresponds 1 to 1 with the segment and the turning on/off of the bit causes the corresponding segment to light/go out.

The control of this segment can also be done by the normal memory access instruction.

Note: Depending on the model, there may be instances where part of the I/O memory and/or the display memory may be set up for writing only. In such cases, it is not possible effect direct bit control (read/modify/write) of those sections by such means as arithmetic and logic operation instructions. When bit control is performed, a buffer storing the same contents in the R/W memory is secured, and the data must be modified in the buffer, then written it into primary memory.

Please refer to the various manuals of the E0C88 Family for details on the peripheral circuits, I/O memory and display memory.

3 CPU OPERATION AND PROCESSING STATUS

CPU operates in synchronising with the system clock. The CPU process also includes the various types of statuses such as the status that sequentially executes programs and the standby status. Here we will explain the various types of processing statuses including interrupts and the timing of the operations.

3.1 Timing Generator and Bus Control

First we will explain the clock and bus control on which the CPU operation is based.

3.1.1 Bus cycle

The timing generator of the E0C88 generates a two phase divided signal from the clock CLK that has been input and factors the CLK into states. One state becomes 1/2 cycle of the CLK. The one bus cycle that becomes the instruction execution unit is composed of four states.




Fig. 3.1.1.1 State and bus cycle

The numeric values indicated as cycles in the instruction set list indicate the number of bus cycles. In the E0C88, the data bus status in each bus cycle is output externally on the DBS0 and DBS1 signals as a 2 bit status. The peripheral circuit can easily effect such things as the directional control of the bus driver by means of this signal. The state of data bus indicated by DBS0 and DBS1 are as shown in Table 3.1.1.1.

Table 3.1.1.1 State of data bus

DBS1	DBS0	State
0	0	High impedance
0	1	Interrupt vector address read
1	0	Memory write
1	1	Memory read

Here following is indicated the timing chart for each bus status.

High impedance

During an internal register access, the data bus goes into high-impedance state. Both the read signal RD and the write signal WR are fixed to a high level, and the address bus outputs a dummy address during the bus cycle period.




Fig. 3.1.1.2 Bus cycle at the time of internal register access

Interrupt vector address read

The interrupt vector address is read from the data bus between the T2-T3 states.

At the time of this read, an interrupt vector address read dedicated signal RDIV is output, instead of a read signal RD not being output. The address bus outputs a dummy address during the bus cycle period.




Fig. 3.1.1.3 Bus cycle at time of the interrupt vector address read

Memory write

At the time of a memory write, written data is output to the data bus between T2–T4 states and the write signal WR is output to the T3 state. The address bus outputs the target address during the bus cycle period.




Fig. 3.1.1.4 Bus cycle at the time of memory write

Memory read

At the time of memory reading, the read signal RD between the T2–T3 states is output it reads the data on the data bus. The address bus outputs the target address during the bus cycle period.




Fig. 3.1.1.5 Bus cycle at the time of memory read

3.1.2 Wait state

The E0C88 can extend the bus cycle by inserting a wait state in order to precisely access the low speed device connected to the bus line.

The E0C88 has a function for inserting a WAIT for access time extensions as wait states and controls it by the input signal of the WAIT terminal.

The WAIT signal is sampled at the CLK rising edge of the T3 state. When the WAIT signal at this time is low level, it inserts wait states Tw1 and Tw2 between T3 state and T4 state and extends the access time.

When the WAIT signal is high level, the wait state is not inserted.

The wait states Tw1 and Tw2 are continuously inserted while the WAIT signal is low level. The sampling for releasing the insertion of the wait state is done at the CLK rising edge of the Tw2 state and when the WAIT signal returns to high level, the following wait states are not inserted, but rather it begins the T4 state.

The wait state is inserted only when it accesses the devices connected on the memory space and is not inserted when it accesses the internal register.

Below is shown the timing chart for wait insertion for each cycle of the interrupt vector address read, the memory write and the memory read.




Fig. 3.1.2.1 Wait insert of the interrupt vector address read cycle




Fig. 3.1.2.2 Wait insert of the memory write cycle




Fig. 3.1.2.3 Wait insert of the memory read cycle

3.2 Outline of Processing Statuses

The operations of the E0C88 can be classified by the content of their processing into five types, reset status, program execution status, exception processing status, bus authority release status and standby status. Table 3.2.1 shows the classification of the processing statuses and Figure 3.2.1 the status transition diagram.

Table 3.2.1 Classification of the processing statuses

Processing status	Outline				
Reset status	Status where the CPU is reset and stopped.				
Program execution status	Status where the CPU successively executes programs.				
Exception processing status	Transitive status where exception processing (fetching of a vector address, PC and SC evacuation, setting of a branch address for the PC) is activated by an exception processing factor such as a reset or interrupt.				
Bus authority release status	Status where an external bus is released by a bus authority request signal from outside.				
Standby status	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>HALT</td> <td>Status where it stops the CPU and reduces power consumption.</td> </tr> <tr> <td>SLEEP</td> <td>Status where it stops the CPU and peripheral circuit and reduces power consumption.</td> </tr> </table>	HALT	Status where it stops the CPU and reduces power consumption.	SLEEP	Status where it stops the CPU and peripheral circuit and reduces power consumption.
HALT	Status where it stops the CPU and reduces power consumption.				
SLEEP	Status where it stops the CPU and peripheral circuit and reduces power consumption.				




Fig. 3.2.1 Status transition diagram

3.3 Reset Status

The reset status indicates the status where the EOC88 is reset and stops. The EOC88 is reset by inputting a low level into the \overline{SR} terminal. Since the resetting is done out of synchronization with the CLK, it shifts from all the processing status to immediate reset status. Part of the internal registers are initialized by the reset. Table 3.3.1 indicates the initial set value of the register.

Figure 3.3.1 shows the reset status and the sequence following reset release.

The address bus, data bus and read / write signals become high impedance during the reset period when the \overline{SR} terminal is low level. However, since the address bus and read / write signals are pulled up within the CPU, a high level is output.

Reset is released when the \overline{SR} terminal becomes high level and it starts the first bus cycle at the point where the falling edge of the CLK has been input twice. In this bus cycle, a dummy address is output to the address bus and the interrupt acknowledge $IACK$ becomes enabled by the following bus cycle. As a result, this starts the exception processing for reset that loads the start address stored in the vector table into the PC (program counter) which is in undefined status. At this time it simultaneously also does the processing for loading the initial value 01H of the NB (new code bank register) into the CB (code bank register). As a result bank1 (008000H–00FFFFH) is selected for the bank area after resetting.

After an initial reset, the program is executed from start address stored in 000000H–000001H of the memory.




Fig. 3.3.1 Reset status and sequence following reset release

Table 3.3.1 Initial set value of the internal registers

Register name	Symbol	Bit length	Initial value
Data register A	A	8	Undefined
Data register B	B	8	Undefined
Index (data) register L	L	8	Undefined
Index (data) register H	H	8	Undefined
Index register IX	IX	16	Undefined
Index register IY	IY	16	Undefined
Program counter	PC	16	Undefined*
Stack pointer	SP	16	Undefined
Base register	BR	8	Undefined
Zero flag	Z	1	0
Carry flag	C	1	0
Overflow flag	V	1	0
Negative flag	N	1	0
Decimal flag	D	1	0
Unpack flag	U	1	0
Interrupt flag 0	I0	1	1
Interrupt flag 1	I1	1	1
New code bank register	NB	8	01H
Code bank register	CB	8	Undefined*
Expand page register	EP	8	00H
Expand page register for IX	XP	8	00H
Expand page register for IY	YP	8	00H

* The value stored in the top of bank 0 (000000H–000001H) is loaded into the PC by the reset exception processing. At the same time, the initial value 01H of the NB is loaded into the CB.

Registers NB, CB, EP, XP and YP are set for the MODEL2/3 and do not exist in the MODEL0/1.

Note: Use the program to initialize, if necessary, for registers that have not been initialized by resetting.

3.4 Program Execution Status

The program execution status indicates the status where the EOC88 successively executes programs. In the EOC88, the fetching of the first operation code of the instruction is done overlapping the last cycle of the immediately prior instruction. Consequently, the execution cycle for 1 instruction of the EOC88 begins either from the fetch cycle for the second op-code, the read cycle for the first operand or the first execution cycle (varies depending on the instruction) and terminates with the fetch cycle for the first op-code of the following instruction. 1 cycle instruction only becomes the fetch cycle of the first op-code of the following instruction. In addition, there are also instances where it shifts to the fetch cycle of the first op-code rather than interposing an execute cycle after an operand read cycle.

In the fetch cycle of the first op-code, the SYNC signal during that period becomes high level.

Figure 3.4.1 shows an example of the following program and instruction execution cycle in accordance with the conditions.

Program list			
001000	44	6E	LD A,[BR:6EH]
001002	CE	10 34	SUB A,[IX+34H]
001005	50		LD L,A
001006	69		LD [HL],B

Register and memory conditions			
B	=	7FH	
H	=	81H	
BR	=	83H	
IX	=	8000H	
EP	=	00H	
XP	=	00H	
M(008034H)	=	27H	
M(00836EH)	=	9BH	




Fig. 3.4.1 Example of instruction execution cycle

3.5 Exception Processing Status

Exception processing status indicates a transition status where the EOC88 suspends normal program execution and changes the processing flow due to an exception processing factor such as an interrupt. Figure 3.5.1 shows the exception processing sequence.

Exception processing begins with the termination of the instruction cycle being executed at the time when an exception processing factor has occurred. As indicated in the exception processing flow, after evacuation of the return information for reopening the suspended routine into the stack, it loads the start address of the exception processing routine

(processing routine set by the user) from the vector address corresponding to the exception processing factor into the PC, then branches to that processing routine. However, for reset exception processing, the return information is not evacuated.

The transitive status up to the branching to the exception processing routine is the exception processing status and it returns to the normal program execution status after branching.

Exception processing routines created by the user take the subroutine format, however, since the SC is pushed into the stack, the return instruction invariably uses a "RETE" instruction. The "RETE" instruction causes the resumption of the execution of the routine suspended by the exception processing.




Fig. 3.5.1 Exception processing flow

3.5.1 Exception processing types and priority

Table 3.5.1.1 indicates the types of exception processing and priorities.

A priority order is set for the exception processing factors and when multiple factors have been generated at the same time, the exception processing having the highest priority is executed first. When a new exception processing factor has been generated for an exception processing status, a new exception processing is executed following the termination of the exception processing at that time (prior to the execution of an exception processing routine).

For example, when an NMI has been generated during IRQ3 exception processing execution, sampling of the NMI is done at the final stage of the IRQ3 exception processing, and the NMI processing routine created by the user is executed ahead of the IRQ3 processing routine created by the user. The IRQ3 processing routine is executed after the NMI processing routine has been terminated.

For this reason, the exception processing due to an interrupt has been set up such that an interrupt having a lower priority than that interrupt will be masked.

Since the exception processing by an INT instruction can be started by the program, a priority is not set.

Table 3.5.1.1 Types of exception processing and priorities

Priority	Type	Exception processing start timing
High ↑	Reset	Initial fetch cycle following change of <u>SR</u> terminal from low level to high level
	Zero division	Immediately following DIV instruction when a DIV instruction (division) has been executed by divisor zero.
	<u>NMI</u>	<Non-maskable interrupt> When an instruction or exception processing is terminated during execution at the point where a falling edge has been input into the <u>NMI</u> terminal.
	<u>IRQ3</u>	<Interrupt request 3> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the <u>IRQ3</u> terminal.
	<u>IRQ2</u>	<Interrupt request 2> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the <u>IRQ2</u> terminal.
	<u>IRQ1</u>	<Interrupt request 1> When an instruction or exception processing is terminated during execution at the point where a low level has been input into the <u>IRQ1</u> terminal.
None	INT instruction	<Software interrupt> Execution of the INT instruction

3.5.2 Exception processing factor and vectors

The start address of an exception processing routine is set as the vector for the vector address corresponding to each exception processing factor. This vector is loaded into the PC following exception processing and branched to the exception processing routine.

Table 3.5.2.1 shows the correspondence of the vector addresses with the exception processing factors.

The vectors are fixed at the 2 bytes address information that indicate the logic address, regardless of the CPU model. The bank for the exception processing routine cannot be specified even in the maximum mode of MODEL2/3. Consequently, it is necessary to set the start address of the exception processing routine to within the common area (000000H–007FFFH) in order to branch from multiple banks to a common exception processing routine.

The $\overline{\text{IRQ1}}$ to $\overline{\text{IRQ3}}$ vector addresses are set by a peripheral circuit. In case of an INT instruction, the instruction operand becomes the vector address as is and when other exception processing factors are also included, it reserves up to a maximum of 128 vectors.

Table 3.5.2.1 Correspondence of vector addresses with exception processing factors

Exception processing factor	Vector address	Vector address generation source
Reset	000000H–000001H	Within CPU
Zero division	000002H–000003H	Within CPU
NMI	000004H–000005H	Within CPU
$\overline{\text{IRQ1}}\text{--}\overline{\text{IRQ3}}$	000006H–0000FFH	Peripheral circuit
INT instruction	000000H–0000FFH	Instruction operand

3.5.3 Interrupts

There are four types of interrupts $\overline{\text{NMI}}$, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ2}}$ and $\overline{\text{IRQ1}}$ and they are respectively set by the interrupt priority levels indicated in Table 3.5.3.1.

Table 3.5.3.1 Interrupt levels

Priority	Interrupt priority level	Interrupt factor
High	4	$\overline{\text{NMI}}$
\uparrow	3	$\overline{\text{IRQ3}}$
\downarrow	2	$\overline{\text{IRQ2}}$
Low	1	$\overline{\text{IRQ1}}$

An interrupt can be masked (set such that an interrupt is not accepted) by the interrupt flags I0 and I1. When the interrupt priority level has been set to the 2 bits I0 and I1 by the program, only interrupts above that priority level will be accepted. Among them, the NMI of level 4 is always accepted regardless of the I0 and I1 settings.

In addition, when exception processing is executed by the generation of an interrupt factor, I0 and I1 are set to same level of the accepted interrupt and interrupts of the same level or lower are masked. Since the setting of this mask is done after stack evacuation of the SC (system condition flag), the SC returns to its original status at the point where the interrupt processing routine has been terminated by an "RETE" instruction and the interrupt mask also returns to the original priority level. When you wish to enable multiple interrupts at the same level or lower by the interrupt processing routine, you should re-set the priority level within that routine.

Table 3.5.3.2 Interrupt mask settings

I1	I0	Acceptable interrupts
1	1	$\overline{\text{NMI}}$
1	0	$\overline{\text{NMI}}, \overline{\text{IRQ3}}$
0	1	$\overline{\text{NMI}}, \overline{\text{IRQ3}}, \overline{\text{IRQ2}}$
0	0	$\overline{\text{NMI}}, \overline{\text{IRQ3}}, \overline{\text{IRQ2}}, \overline{\text{IRQ1}}$

Table 3.5.3.3 I0 and I1 following interrupt acceptance

Accepted einterrupt factor	I1	I0
$\overline{\text{NMI}}$	1	1
$\overline{\text{IRQ3}}$	1	1
$\overline{\text{IRQ2}}$	1	0
$\overline{\text{IRQ1}}$	0	1

Interrupts are disabled while the instruction to modify the contents of NB or SC is being executed. The exception processing of the interrupt generated during that period is started after the following instruction has been executed.

3.5.4 Exception processing sequence

Exception processing sampling is done at the rising edge of the SYNC signal (at the start of the first opcode fetch cycle of the instruction). When an exception processing factor has been generated here, the CPU outputs an interrupt acknowledge signal IACK and begins the exception processing. In case of the IRQ1-IRQ3 interrupts, the peripheral circuit that generated the interrupt receives the IACK signal then holds the vector address. Below are indicated the sequences of each exception processing.




Fig. 3.5.4.1 Exception processing sequence - reset -




Fig. 3.5.4.2 Exception processing sequence - zero division -




Fig. 3.5.4.3 Exception processing sequence - NMI -

3 CPU OPERATION AND PROCESSING STATUS




Fig. 3.5.4.4 Exception processing sequence - $\overline{IRQ1}$ - $\overline{IRQ3}$ -




Fig. 3.5.4.5 Exception processing sequence - INT instruction -

3.6 Bus Authority Release Status

The E0C88 has a function that releases the bus for the bus authority request from outside the CPU for such operations as DMA (direct memory access) transmission.

This status, which releases the bus by responding to an external request, is called the bus authority release status.

In the bus authority release status the address bus (A00–A23), the data bus (D0–D7) and the read/write signal (RD/WR) become high impedance and the bus master (device external to the CPU that issued the bus authority release request) can directly access another device, such as memory, connected to the bus.

Figure 3.6.1 shows the bus authority release sequence from the program execution status.

The device that becomes the bus master inputs the low level to the $\overline{\text{BREQ}}$ terminal of the CPU, then requests a bus authority release.

The CPU for this signal samples twice, at the falling edge of the CLK of the T2 state (when WAIT has been inserted, the Tw1 state) and at the falling edge of the CLK of the T4 state, for each bus cycle. When the $\overline{\text{BREQ}}$ signal was a low level following the T2 state at the time of the sampling of the T4 state, the CPU suspends the instruction during execution in that bus cycle and sets the $\overline{\text{BACK}}$ signal to low level, then shifting to the bus authority release status. External bus master receives this $\overline{\text{BACK}}$ signal, then starts the bus control. In addition, the external bus master must maintain the $\overline{\text{BREQ}}$ signal to low level until the use of the bus from the bus authority release request terminates.

After shifting to the bus authority release status, the CPU inserts the Tz1 and Tz2 states and samples the $\overline{\text{BREQ}}$ signal at the falling edge of the CLK of the Tz2 state. The Tz1/Tz2 states are continuously inserted until high level is detected by this sampling. When high level has been detected, the CPU returns the $\overline{\text{BACK}}$ signal to high level at the rising edge of the CLK of the Tz2 state and immediately after that Tz2 state has terminated, it returns to the normal bus cycle, thus resuming the processing that had been suspended.

The bus authority release status can be inserted at the break-point of the bus cycle, in contrast to the aforementioned exception processing status can be inserted at the break-point of each instruction execution cycle.

However, during execution of the exception processing that outputs the $\overline{\text{IACK}}$ signal, a bus release request will not be accepted as long as the $\overline{\text{IACK}}$ signal is low level.

In the foregoing, we have explained about the shift from the program execution status to the bus authority release status, however, in the bus standby status as well it can shift from the HALT status to the bus authority release status.

The fact that the sampling of the bus release request signal in the HALT status is done at the falling edge of the CLK of the Th2 state (described hereafter) differs from the program execution status.

Figure 3.6.2 shows the sequence of the bus authority release from the HALT status.

3 CPU OPERATION AND PROCESSING STATUS




Fig. 3.6.1 Bus authority release sequence from program execution status




Fig. 3.6.2 Bus authority release sequence from the HALT status

3.7 Standby Status

The E0C88 has a function that stops the CPU operation and using it can greatly reduce power consumption. You can use this function to stop the CPU when there is no processing to be executed in the CPU, while there is an application program present. This is a standby status where the CPU has been stopped to shift it to low power consumption. This status, as explained below, is available in two types, a HALT status and a SLEEP status.

3.7.1 HALT status

Since only the CPU stops, you can switch to the HALT status using the "HALT" instruction. You can shift from the HALT status to the exception processing by the optional interrupts (NMI, IRQ1–IRQ3) and when restarted by an interrupt, a "RETE" instruction following execution of an exception processing routine causes it to resume program execution from the instruction following the "HALT" instruction. Since peripheral circuits such as oscillation circuit operate in the HALT status, it is not necessary to establish an interrupt circuit or the like for externally restarting a CPU of an MCU (E0C88 Family) and restarting can be done in an instant.

The content of registers and the like within the CPU at the point where the "HALT" instruction was executed are also held in the HALT status.

Figure 3.7.1.1 shows the sequence of shifting to the HALT status and restarting.

In the HALT status the Th1 and Th2 states are continuously inserted. During this period, interrupt sampling is done at the falling edge of the CLK of the Th2 state and the generation of an interrupt factor causes it to shift to immediate exception processing.




Fig. 3.7.1.1 Sequence of shifting to the HALT status and restarting

3.7.2 SLEEP status

The SLEEP status is the status where the operations of the peripheral circuits within the MCU and CPU stop and can be shifted to this status by the "SLP" instruction.

From the SLEEP status it can be shifted to the exception processing by a reset or an interrupt (NMI, IRQ1–IRQ3) from outside the MCU. When restarted by an interrupt, the "RETE" instruction following the execution of an exception processing routine permits resumption of program execution from the instruction following the "SLP" instruction.

Power consumption in the SLEEP status can be greatly reduced in comparison with the the HALT status, because such peripheral circuits as the oscillation circuit are also stopped. However, since a safety period is needed for the oscillation circuit when restarting, it is effective when used for extended standby where instantaneous restarting is not necessary.

In the SLEEP status, as in the HALT status, the content at the time of execution of the "SLP" instruction is held for registers and the like within the CPU by impression of the rated voltage.

Figure 3.7.2.1 shows the sequence of shifting to the SLEEP status and restarting.

When an external interrupt is generated in the SLEEP status, the peripheral circuit starts to operate and the oscillation circuit also begins to oscillate.

When the oscillation starts, the CLK input to the CPU is masked by the peripheral circuit and the input to the CPU is begun after a certain stable waiting time (several 10 msec–several sec) has elapsed. The CPU samples the interrupt at the falling edge of initially input CLK and starts exception processing.




Fig. 3.7.2.1 Sequence of the shift to the SLEEP status and restarting

4 INSTRUCTION SETS

The E0C88 offers high machine cycle efficiency as well as ample, high speed instruction sets. It has 608 instructions (MODEL3) that are designed as an instruction system permitting relocatable programming.

Here we will explain about the addressing modes for memory management and about the details of each instruction.

4.1 Addressing Mode

The E0C88 has the 12 types of addressing modes that are explained here following and the address specifications corresponding to the various statuses are done concisely and accurately.

The below explanation and examples are basically focused on the source side.

Table 4.1.1 Types of addressing modes

No.	Addressing mode
1	Immediate data addressing
2	Register direct addressing
3	Register indirect addressing
4	Register indirect addressing with displacement
5	Register indirect addressing with index register
6	8-bit absolute addressing
7	16-bit absolute addressing
8	8-bit indirect addressing
9	16-bit indirect addressing
10	Signed 8-bit PC relative addressing
11	Signed 16-bit PC relative addressing
12	Implied register addressing

Immediate data addressing

Immediate data addressing is the addressing mode when immediate data is used as the operation or transmission source data. It specifies the source operand of the instruction as direct source data with 8-bit immediate data and 16-bit immediate data following the "#".

The following symbols indicate the immediate data for notation of the instruction sets.

Table 4.1.2 Immediate data symbols

Symbol	Use	Size	Range
#nn	General purpose data	8 bits	0-255
#hh	For BR setting	8 bits	0-255
#bb	For NB setting	8 bits	0-255
#pp	For page setting	8 bits	0-255
#mmnn	General purpose data	16 bits	0-65535

Example: LD A,#03H




Fig. 4.1.1 Immediate data addressing

Register direct addressing

Register direct addressing is the addressing mode a register is specified as the source or destination. It uses a register name lower then the operand for the notation of the instruction set.

Type of register notations

8-bit: A, B, L, H, BR, SC, NB, EP, XP, YP

16-bit: BA, HL, IX, IY, PC, SP, IP (YP and XP)

It can only use MODEL2/3 for NB, EP, XP, YP and IP.

When it uses this mode for the source operand, the content of the specified register becomes the source data for the operation or transmission. When used for the destination operand, such operations as the storage of data and calculations can be done for that register.

Example: LD A,B




Fig. 4.1.2 Register direct addressing

Register indirect addressing

The register indirect addressing is the addressing mode for accessing the data memory and it indirectly specifies the address of the data memory by means of the index register.

There are three types of index registers used for address specification, HL, IX and IY, and their content becomes the data memory address that is accessed.

For instruction sets, the index register names are surrounded by parentheses [] and are thus noted as [HL], [IX] and [IY].

When it uses this mode for the source operand, the content of the specified index register becomes the address of the data memory and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.

In MODEL2/3, specification of the page section is also necessary and the expand page registers EP (for HL), XP (for IX) and YP (for IY) are used for this purpose.




Fig. 4.1.3 Register indirect addressing

Register indirect addressing with displacement

Register indirect addressing with displacement is the addressing mode for accessing the data memory and it specifies the data memory address by displacement with the register. The data memory address becomes the value resulting from the adding of the displacement (signed 8-bit data, -128–127) to the content of the specified register. The registers used for address specification are IX, IY and SP. They use the symbol dd for displacement by the signed 8-bit data and are noted as [IX+dd], [IY+dd] and [SP+dd].

When this mode has been used as the source operand, the value resulting from adding displacement to the content of the specified register becomes the data memory address and the content stored in that address becomes the source data. When used for the destination operand, such operations as the storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify the page section and the expand page registers XP (for IX) and YP (for IY) are used for this purpose. When using a SP (stack pointer), the content of the page register for the SP that is set for peripheral circuit of each model is used for the page specification.




Fig. 4.1.4 Register indirect addressing with displacement

Register indirect addressing with index register

Register indirect addressing with index register is the same mode as the register indirect addressing with displacement and uses content of the L register rather than 8-bit data for displacement. In this case, the content of the L register is handled as signed 8-bit data (-128–127).

Index registers IX and IY are used for address specification and the register used as displacement is fixed as the L register. [IX+L] and [IY+L] are noted for the instruction sets.

In MODEL2/3, specification of the page section as well is necessary and the expand page register XP (for IX) and YP (for IY) are used for this purpose.




Fig. 4.1.5 Register indirect addressing with index register

8-bit absolute addressing

8-bit absolute addressing is the addressing mode for accessing the data memory and it directly specifies the lower 8 bits of the address according to the 8-bit absolute address. The upper 8 bits of the address are indirectly specified by the BR register content.

It uses the symbol *ll* for the 8-bit absolute address that specifies the address and notes it as [BR:*ll*]. When this mode has been used as the source operand, the content stored in the data memory whose address has been specified becomes the source data, making the content of the BR register the upper 8 bits of the address and specified the 8-bit absolute address as the lower 8 bits. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.




Fig. 4.1.6 8-bit absolute addressing

16-bit absolute addressing

The 16-bit absolute addressing is an addressing mode for accessing the data memory and it directly specifies the address by 16-bit absolute addresses. The symbol *hhll* is used for the 16-bit absolute address (0-65535) that performs the address specification for the instruction set and it is noted as [hhll].

When this mode has been used as the source operand, the specified 16-bit absolute address becomes the direct data memory address and the content stored in that address becomes the source data. When a destination operand has been used such operations as storage of data and calculations can be done for the specified data memory.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose.




Fig. 4.1.7 16-bit absolute addressing

8-bit indirect addressing

8-bit indirect addressing is the addressing mode that uses the content of the vector field (000000H-0000FFH) as the branch destination address for the branch instruction and it specifies the vector address with an 8-bit absolute address. It branches by loading the content of the specified memory address into the lower 8 bits of the PC (program counter) and the content of the following address into the upper 8 bits of the PC.

In MODEL2/3, the branch destination bank can also be selected by setting the NB register. The symbol *kk* is used for the 8-bit absolute address (0-255) that does the address specification and it is noted as [kk].

There are two types of instructions for this addressing mode, "JP [kk]" and "INT [kk]".




Fig. 4.1.8 8-bit indirect addressing

16-bit indirect addressing

16-bit indirect addressing is the addressing mode of the "CALL [hhll]" instruction and it indirectly specifies the branch destination address by the 16-bit absolute address (0–65535). It branches the content of the specified data memory address to the lower 8 bits of the PC (program counter) and the content of the following address to the upper 8 bits of the PC.

In MODEL2/3, it is also necessary to specify a page section and the expand page register EP is used for this purpose. The branch destination bank can also be selected by setting the NB register.




Fig. 4.1.9 16-bit indirect addressing

Signed 8-bit PC relative addressing

Signed 8-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 8-bit PC relative value (-128–127) specified by an operand is added to the PC at that time and it branches to that address.

The PC value at that time becomes as follows.

2 bytes instruction: PC = instruction top address + 1

3 bytes instruction: PC = instruction top address + 2

For notation of the instruction set, it uses the symbol rr for signed 8-bit PC relative address (-128–127).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.




Fig. 4.1.10 Signed 8-bit PC relative addressing

Signed 16-bit PC relative addressing

Signed 16-bit PC relative addressing is the addressing mode used by the branch instruction. A signed 16-bit PC relative value (-32768–32767) specified by an operand is added to the PC at that time and it branches to that address.

The PC value at that time becomes the instruction top address + 2.

For notation of the instruction set, it uses the symbol qqr for signed 16-bit PC relative address (-32768–32767).

In MODEL2/3, the branch destination bank can also be selected by setting the NB register.




Fig. 4.1.11 Signed 16-bit PC relative addressing

Implied register addressing

The implied register addressing does not have an operand, but rather becomes the register direct addressing implicitly specified by the register. There are five types of instructions for this addressing mode, MLT, DIV, SEP, PACK and UPCK.

4.2 Instruction Format

One instruction of the E0C88 is configured as follows by a 1 byte to 4 bytes code.




Fig. 4.2.1 Instruction format

Op-code

The instruction set of the E0C88 has 608 types (MODEL3) of instructions and it cannot express all the instructions in 1 byte op-code (operation code). Hence, it makes CEH and CFH of the code into an expanded and uses it for the first op-code and expands the instruction by making the following 1 byte the second op-code. The 16-bit arithmetic/transfer instructions and stack control instructions are expanded by using code CFH, and the other instructions are expanded by using code CEH.

The addressing mode for each instruction is specified by the lower 3 bits of the first op-code or second op-code. The instructions for register direct addressing, register indirect addressing, register indirect addressing with index register are composed of op-codes alone.

Operands

The instructions for 8-bit immediate data addressing, register indirect addressing with displacement, 8-bit absolute addressing (when the source has been specified by register), 8-bit indirect addressing and signed 8-bit PC relative addressing have 1 byte operand and the values specified by the 8-bit data as they are, become operands.

The instructions for 16-bit immediate data addressing, 8-bit absolute addressing (when the source has been specified by immediate data), 16-bit absolute addressing, 16-bit indirect addressing and signed 16-bit PC relative addressing have 2-byte operands and the lower 8 bits of the value specified by the 16-bit data becomes the first operand and the upper 8 bits becomes the second operand. (In case of the 8-bit absolute addressing, the address specification becomes the first operand and the immediate data becomes the second operand.)

4.3 Instruction Set List

Here has been provided a list classifying the instruction sets of the E0C88 by function. Since a list by addressing modes is also provided in the "APPENDIX," you should refer to them as necessary.

4.3.1 Function classification

Table 4.3.1.1 indicates the function classifications of the instructions.

Table 4.3.1.1 Instruction function classifications

Function classification	Mnemonic	Operation	Function classification	Mnemonic	Operation
8-bit arithmetic and logic operation	ADD	Addition	Auxiliary operation	PACK	Pack
	ADC	Addition with carry		UPCK	Unpack
	SUB	Subtraction		SEP	Code extension
	SBC	Subtraction with carry	16-bit arithmetic operation	ADD	Addition
	AND	Logical product		ADC	Addition with carry
	OR	Logical sum		SUB	Subtraction
	XOR	Exclusive OR		SBC	Subtraction with carry
	CP	Comparison		CP	Comparison
	BIT	Bit test		INC	1 increment
	INC	1 increment		DEC	1 decrement
	DEC	1 decrement	Stack control	LD	Load
	MLT	Multiplication		EX	Word exchange
	DIV	Division	Branch	PUSH	Push
	CPL	Complement of 1		POP	Pop
	NEG	Complement of 2	System control	JRS	Relative short jump
	LD	Load		JRL	Relative long jump
	EX	Byte exchange		JP	Indirect jump
	SWAP	Nibble exchange		DJR	Loop
	RL	Rotate to left with carry		CARS	Relative short call
	RLC	Rotate to left		CARL	Relative long call
	RR	Rotate to right with carry		CALL	Indirect call
	RRC	Rotate to right		RET	Return
	SLA	Arithmetic shift to left		RETE	Exception processing return
	SLL	Logical shift to left		RETS	Return and skip
	SRA	Arithmetic shift to right		INT	Software interrupt
	SRL	Logical shift to right		NOP	No operation
				HALT	Shifts to HALT status
				SLP	Shifts to SLEEP status

4.3.2 Symbol meanings

Table 4.3.2.1 indicates the meanings of the symbols used in the instruction list by function for the following items.

Table 4.3.2.1 Symbol meanings

Register relationship		Memory relationship	
A	Data register A	[HL]	Memory specified by HL register
A(H)	Upper 4 bits of A register	[HL](H)	Upper 4 bits of [HL]
A(L)	Lower 4 bits of A register	[HL](L)	Lower 4 bits of [HL]
B	Data register B	[HL]	Memory specified by HL register
BA	BA pair register	[IX]	Memory specified by IX register
H	Data register H	[IX+dd]	Memory specified by IX register + dd
L	Data register L	[IX+L]	Memory specified by IX register + L register
HL	Index register HL	[IY]	Memory specified by IY register
IX	Index register IX	[IY+dd]	Memory specified by IY register + dd
IX(H)	Upper 8 bits of IX register	[IY+L]	Memory specified by IY register + L register
IX(L)	Lower 8 bits of IX register	[BR:ll]	Memory specified by BR register and "ll"
IY	Index register IY	[hhll]	Memory specified by "hhll"
IY(H)	Upper 8 bits of IY register	[kk]	Vector specified by "kk"
IY(L)	Lower 8 bits of IY register	[SP]	Stack specified by SP
SP	Stack pointer SP	[SP+dd]	Stack specified by SP+ dd
BR	Base register BR	Flag relationship	
SC	System condition flag SC	Z	Zero flag
CC	Customize condition flag CC	C	Carry flag
PC	Program counter PC	V	Overflow flag
PC(H)	Upper 8 bits of PC	N	Negative flag
PC(L)	Lower 8 bits of PC	D	Decimal flag
NB	New code bank register NB	U	Unpack flag
CB	Code bank register CB	I0	Interrupt flag 0
EP	Expand page register EP	I1	Interrupt flag 1
XP	Expand page register XP for IX	↑	Setting/resetting of flag
YP	Expand page register YP for IY	-	No change
IP	XP and YP register	0	Resetting of flag
Immediate data		F0	Customize condition flag F0
nn	8-bit immediate data (unsigned)	F1	Customize condition flag F1
hh	Absolute address (upper 8 bits) setting data (unsigned)	F2	Customize condition flag F2
ll	Absolute address (lower 8 bits) setting data (unsigned)	F3	Customize condition flag F3
pp	Page setting data (unsigned)	Calculation operations and other	
bb	Bank setting data (unsigned)	+	Addition
dd	Signed 8-bit displacement	-	Subtraction
rr	8-bit relative address setting data (signed)	*	Multiplication
kk	Vector address setting data (unsigned)	/	Division
mmnn	16-bit immediate data (unsigned)	^	Logical product
hhll	16-bit absolute address setting data (unsigned)	∨	Logical sum
qqrr	16-bit relative address setting data (signed)	▽	Exclusive OR
		★	Instruction permitting decimal and unpack operation

4.3.3 Instruction list by functions**8-bit Transfer Instructions (1/3)**

Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page
					I1	I0	U	D	N	V	C	Z	
LD	A,A	40	A←A	1	1	—	—	—	—	—	—	—	115
	A,B	41	A←B	1	1	—	—	—	—	—	—	—	115
	A,L	42	A←L	1	1	—	—	—	—	—	—	—	115
	A,H	43	A←H	1	1	—	—	—	—	—	—	—	115
	A,BR	CE,C0	A←BR	2	2	—	—	—	—	—	—	—	115
	A,SC	CE,C1	A←SC	2	2	—	—	—	—	—	—	—	115
	A,#nn	B0,nn	A←nn	2	2	—	—	—	—	—	—	—	122
	A,[BR:l]	44,ll	A←[BR:l]	3	2	—	—	—	—	—	—	—	125
	A,[hhll]	CE,D0,ll,hh	A←[hhll]	5	4	—	—	—	—	—	—	—	127
	A,[HL]	45	A←[HL]	2	1	—	—	—	—	—	—	—	127
	A,[IX]	46	A←[IX]	2	1	—	—	—	—	—	—	—	129
	A,[IY]	47	A←[IY]	2	1	—	—	—	—	—	—	—	130
	A,[IX+dd]	CE,40,dd	A←[IX+dd]	4	3	—	—	—	—	—	—	—	132
	A,[IY+dd]	CE,41,dd	A←[IY+dd]	4	3	—	—	—	—	—	—	—	133
	A,[IX+L]	CE,42	A←[IX+L]	4	2	—	—	—	—	—	—	—	135
	A,[IY+L]	CE,43	A←[IY+L]	4	2	—	—	—	—	—	—	—	136
	A,NB	CE,C8	A←NB	2	2	—	—	—	—	—	—	—	116
	A,EP	CE,C9	A←EP	2	2	—	—	—	—	—	—	—	116
	A,XP	CE,CA	A←XP	2	2	—	—	—	—	—	—	—	116
	A,YP	CE,CB	A←YP	2	2	—	—	—	—	—	—	—	116
LD	B,A	48	B←A	1	1	—	—	—	—	—	—	—	115
	B,B	49	B←B	1	1	—	—	—	—	—	—	—	115
	B,L	4A	B←L	1	1	—	—	—	—	—	—	—	115
	B,H	4B	A←H	1	1	—	—	—	—	—	—	—	115
	B,#nn	B1,nn	B←nn	2	2	—	—	—	—	—	—	—	122
	B,[BR:l]	4C,ll	B←[BR:l]	3	2	—	—	—	—	—	—	—	125
	B,[hhll]	CE,D1,ll,hh	B←[hhll]	5	4	—	—	—	—	—	—	—	127
	B,[HL]	4D	B←[HL]	2	1	—	—	—	—	—	—	—	127
	B,[IX]	4E	B←[IX]	2	1	—	—	—	—	—	—	—	129
	B,[IY]	4F	B←[IY]	2	1	—	—	—	—	—	—	—	130
	B,[IX+dd]	CE,48,dd	B←[IX+dd]	4	3	—	—	—	—	—	—	—	132
	B,[IY+dd]	CE,49,dd	B←[IY+dd]	4	3	—	—	—	—	—	—	—	133
	B,[IX+L]	CE,4A	B←[IX+L]	4	2	—	—	—	—	—	—	—	135
	B,[IY+L]	CE,4B	B←[IY+L]	4	2	—	—	—	—	—	—	—	136
LD	L,A	50	L←A	1	1	—	—	—	—	—	—	—	115
	L,B	51	L←B	1	1	—	—	—	—	—	—	—	115
	L,L	52	L←L	1	1	—	—	—	—	—	—	—	115
	L,H	53	L←H	1	1	—	—	—	—	—	—	—	115
	L,#nn	B2,nn	L←nn	2	2	—	—	—	—	—	—	—	122
	L,[BR:l]	54,ll	L←[BR:l]	3	2	—	—	—	—	—	—	—	125
	L,[hhll]	CE,D2,ll,hh	L←[hhll]	5	4	—	—	—	—	—	—	—	127
	L,[HL]	55	L←[HL]	2	1	—	—	—	—	—	—	—	127
	L,[IX]	56	L←[IX]	2	1	—	—	—	—	—	—	—	129
	L,[IY]	57	L←[IY]	2	1	—	—	—	—	—	—	—	130
	L,[IX+dd]	CE,50,dd	L←[IX+dd]	4	3	—	—	—	—	—	—	—	132
	L,[IY+dd]	CE,51,dd	L←[IY+dd]	4	3	—	—	—	—	—	—	—	133
	L,[IX+L]	CE,52	L←[IX+L]	4	2	—	—	—	—	—	—	—	135
	L,[IY+L]	CE,53	L←[IY+L]	4	2	—	—	—	—	—	—	—	136

- * New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.
In MODEL0/1, instructions that access these registers cannot be used.

8-bit Transfer Instructions (2/3)

Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page
					I1	I0	U	D	N	V	C	Z	
LD	H,A	H←A	1	1	—	—	—	—	—	—	—	—	115
	H,B	H←B	1	1	—	—	—	—	—	—	—	—	115
	H,L	H←L	1	1	—	—	—	—	—	—	—	—	115
	H,H	H←H	1	1	—	—	—	—	—	—	—	—	115
	H,#nn	B3,nn	H←nn	2	2	—	—	—	—	—	—	—	122
	H,[BR:ll]	5C,ll	H←[BR:ll]	3	2	—	—	—	—	—	—	—	125
	H,[hhll]	CE,D3,ll,hh	H←[hhll]	5	4	—	—	—	—	—	—	—	127
	H,[HL]	5D	H←[HL]	2	1	—	—	—	—	—	—	—	127
	H,[IX]	5E	H←[IX]	2	1	—	—	—	—	—	—	—	129
	H,[IY]	5F	H←[IY]	2	1	—	—	—	—	—	—	—	130
	H,[IX+dd]	CE,58,dd	H←[IX+dd]	4	3	—	—	—	—	—	—	—	132
	H,[IY+dd]	CE,59,dd	H←[IY+dd]	4	3	—	—	—	—	—	—	—	133
	H,[IX+L]	CE,5A	H←[IX+L]	4	2	—	—	—	—	—	—	—	135
	H,[IY+L]	CE,5B	H←[IY+L]	4	2	—	—	—	—	—	—	—	136
LD	BR,A	CE,C2	BR←A	2	2	—	—	—	—	—	—	—	116
	BR,#hh	B4,hh	BR←hh	2	2	—	—	—	—	—	—	—	122
LD	SC,A	CE,C3	SC←A	3	2	↑	↑	↑	↑	↑	↑	↑	116
	SC,nn	9F,nn	SC←nn	3	2	↑	↑	↑	↑	↑	↑	↑	122
LD	[BR:ll],A	78,ll	[BR:ll]←A	3	2	—	—	—	—	—	—	—	117
	[BR:ll],B	79,ll	[BR:ll]←B	3	2	—	—	—	—	—	—	—	117
	[BR:ll],L	7A,ll	[BR:ll]←L	3	2	—	—	—	—	—	—	—	117
	[BR:ll],H	7B,ll	[BR:ll]←H	3	2	—	—	—	—	—	—	—	117
	[BR:ll],#nn	DD,ll,nn	[BR:ll]←nn	4	3	—	—	—	—	—	—	—	124
	[BR:ll],[HL]	7D,ll	[BR:ll]←[HL]	4	2	—	—	—	—	—	—	—	128
	[BR:ll],[IX]	7E,ll	[BR:ll]←[IX]	4	2	—	—	—	—	—	—	—	129
	[BR:ll],[IY]	7F,ll	[BR:ll]←[IY]	4	2	—	—	—	—	—	—	—	131
LD	[hhll],A	CE,D4,ll,hh	[hhll]←A	5	4	—	—	—	—	—	—	—	118
	[hhll],B	CE,D5,ll,hh	[hhll]←B	5	4	—	—	—	—	—	—	—	118
	[hhll],L	CE,D6,ll,hh	[hhll]←L	5	4	—	—	—	—	—	—	—	118
	[hhll],H	CE,D7,ll,hh	[hhll]←H	5	4	—	—	—	—	—	—	—	118
LD	[HL],A	68	[HL]←A	2	1	—	—	—	—	—	—	—	118
	[HL],B	69	[HL]←B	2	1	—	—	—	—	—	—	—	118
	[HL],L	6A	[HL]←L	2	1	—	—	—	—	—	—	—	118
	[HL],H	6B	[HL]←H	2	1	—	—	—	—	—	—	—	118
	[HL],#nn	B5,nn	[HL]←nn	3	2	—	—	—	—	—	—	—	124
	[HL],[BR:ll]	6C,ll	[HL]←[BR:ll]	4	2	—	—	—	—	—	—	—	126
	[HL],[HL]	6D	[HL]←[HL]	3	1	—	—	—	—	—	—	—	128
	[HL],[IX]	6E	[HL]←[IX]	3	1	—	—	—	—	—	—	—	129
	[HL],[IY]	6F	[HL]←[IY]	3	1	—	—	—	—	—	—	—	131
	[HL],[IX+dd]	CE,60,dd	[HL]←[IX+dd]	5	3	—	—	—	—	—	—	—	132
	[HL],[IY+dd]	CE,61,dd	[HL]←[IY+dd]	5	3	—	—	—	—	—	—	—	134
	[HL],[IX+L]	CE,62	[HL]←[IX+L]	5	2	—	—	—	—	—	—	—	135
	[HL],[IY+L]	CE,63	[HL]←[IY+L]	5	2	—	—	—	—	—	—	—	137
LD	[IX],A	60	[IX]←A	2	1	—	—	—	—	—	—	—	119
	[IX],B	61	[IX]←B	2	1	—	—	—	—	—	—	—	119
	[IX],L	62	[IX]←L	2	1	—	—	—	—	—	—	—	119
	[IX],H	63	[IX]←H	2	1	—	—	—	—	—	—	—	119
	[IX],#nn	B6,nn	[IX]←nn	3	2	—	—	—	—	—	—	—	125

8-bit Transfer Instructions (3/3)

Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
					I1	I0	U	D	N	V	C	Z		
LD	[IX],[BR:II]	[IX]←[BR:II]	4	2	—	—	—	—	—	—	—	—		126
	[IX],[HL]	[IX]←[HL]	3	1	—	—	—	—	—	—	—	—		128
	[IX],[IX]	[IX]←[IX]	3	1	—	—	—	—	—	—	—	—		130
	[IX],[IY]	[IX]←[IY]	3	1	—	—	—	—	—	—	—	—		131
	[IX],[IX+dd]	CE,68,dd	[IX]←[IX+dd]	5	3	—	—	—	—	—	—	—		133
	[IX],[IY+dd]	CE,69,dd	[IX]←[IY+dd]	5	3	—	—	—	—	—	—	—		134
	[IX],[IX+L]	CE,6A	[IX]←[IX+L]	5	2	—	—	—	—	—	—	—		136
	[IX],[IY+L]	CE,6B	[IX]←[IY+L]	5	2	—	—	—	—	—	—	—		137
LD	[IY],A	70	[IY]←A	2	1	—	—	—	—	—	—	—		119
	[IY],B	71	[IY]←B	2	1	—	—	—	—	—	—	—		119
	[IY],L	72	[IY]←L	2	1	—	—	—	—	—	—	—		119
	[IY],H	73	[IY]←H	2	1	—	—	—	—	—	—	—		119
	[IY],#nn	B7,nn	[IY]←nn	3	2	—	—	—	—	—	—	—		125
	[IY],[BR:II]	74,II	[IY]←[BR:II]	4	2	—	—	—	—	—	—	—		126
	[IY],[HL]	75	[IY]←[HL]	3	1	—	—	—	—	—	—	—		128
	[IY],[IX]	76	[IY]←[IX]	3	1	—	—	—	—	—	—	—		130
	[IY],[IY]	77	[IY]←[IY]	3	1	—	—	—	—	—	—	—		131
	[IY],[IX+dd]	CE,78,dd	[IY]←[IX+dd]	5	3	—	—	—	—	—	—	—		133
	[IY],[IY+dd]	CE,79,dd	[IY]←[IY+dd]	5	3	—	—	—	—	—	—	—		134
	[IY],[IX+L]	CE,7A	[IY]←[IX+L]	5	2	—	—	—	—	—	—	—		136
	[IY],[IY+L]	CE,7B	[IY]←[IY+L]	5	2	—	—	—	—	—	—	—		137
LD	[IX+dd],A	CE,44,dd	[IX+dd]←A	4	3	—	—	—	—	—	—	—		120
	[IX+dd],B	CE,4C,dd	[IX+dd]←B	4	3	—	—	—	—	—	—	—		120
	[IX+dd],L	CE,54,dd	[IX+dd]←L	4	3	—	—	—	—	—	—	—		120
	[IX+dd],H	CE,5C,dd	[IX+dd]←H	4	3	—	—	—	—	—	—	—		120
LD	[IY+dd],A	CE,45,dd	[IY+dd]←A	4	3	—	—	—	—	—	—	—		120
	[IY+dd],B	CE,4D,dd	[IY+dd]←B	4	3	—	—	—	—	—	—	—		120
	[IY+dd],L	CE,55,dd	[IY+dd]←L	4	3	—	—	—	—	—	—	—		120
	[IY+dd],H	CE,5D,dd	[IY+dd]←H	4	3	—	—	—	—	—	—	—		120
LD	[IX+L],A	CE,46	[IX+L]←A	4	2	—	—	—	—	—	—	—		121
	[IX+L],B	CE,4E	[IX+L]←B	4	2	—	—	—	—	—	—	—		121
	[IX+L],L	CE,56	[IX+L]←L	4	2	—	—	—	—	—	—	—		121
	[IX+L],H	CE,5E	[IX+L]←H	4	2	—	—	—	—	—	—	—		121
LD	[IY+L],A	CE,47	[IY+L]←A	4	2	—	—	—	—	—	—	—		121
	[IY+L],B	CE,4F	[IY+L]←B	4	2	—	—	—	—	—	—	—		121
	[IY+L],L	CE,57	[IY+L]←L	4	2	—	—	—	—	—	—	—		121
	[IY+L],H	CE,5F	[IY+L]←H	4	2	—	—	—	—	—	—	—		121
LD	NB,A	CE,CC	NB←A	3	2	—	—	—	—	—	—	—		117
	NB,#bb	CE,C4,bb	NB←bb	4	3	—	—	—	—	—	—	—		123
LD	EP,A	CE,CD	EP←A	2	2	—	—	—	—	—	—	—		117
	EP,#pp	CE,C5,pp	EP←pp	3	3	—	—	—	—	—	—	—		123
LD	XP,A	CE,CE	XP←A	2	2	—	—	—	—	—	—	—		117
	XP,#pp	CE,C6,pp	XP←pp	3	3	—	—	—	—	—	—	—		123
LD	YP,A	CE,CF	YP←A	2	2	—	—	—	—	—	—	—		117
	YP,#pp	CE,C7,pp	YP←pp	3	3	—	—	—	—	—	—	—		124
EX	A,B	CC	A↔B	2	1	—	—	—	—	—	—	—		105
	A,[HL]	CD	A↔[HL]	3	1	—	—	—	—	—	—	—		105
SWAP	A	F6	A(H)↔A(L)	2	1	—	—	—	—	—	—	—		188
	[HL]	F7	[HL](H)↔[HL](L)	3	1	—	—	—	—	—	—	—		188

- * New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.
In MODEL0/1, instructions that access these registers cannot be used.

16-bit Transfer Instructions (1/2)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page
						I1	I0	U	D	N	V	C	Z	
LD	BA,BA	CF,E0	BA←BA	2	2	—	—	—	—	—	—	—	—	138
	BA,HL	CF,E1	BA←HL	2	2	—	—	—	—	—	—	—	—	138
	BA,IX	CF,E2	BA←IX	2	2	—	—	—	—	—	—	—	—	138
	BA,IY	CF,E3	BA←IY	2	2	—	—	—	—	—	—	—	—	138
	BA,SP	CF,F8	BA←SP	2	2	—	—	—	—	—	—	—	—	138
	BA,PC	CF,F9	BA←PC+2	2	2	—	—	—	—	—	—	—	—	138
	BA,#mmnn	C4,nn,mm	BA←mmnn	3	3	—	—	—	—	—	—	—	—	143
	BA,[hh/l]	B8,l,hh	A←[hh/l], B←[hh/l+1]	5	3	—	—	—	—	—	—	—	—	144
	BA,[HL]	CF,C0	A←[HL], B←[HL+1]	5	2	—	—	—	—	—	—	—	—	145
	BA,[IX]	CF,D0	A←[IX], B←[IX+1]	5	2	—	—	—	—	—	—	—	—	146
	BA,[IY]	CF,D8	A←[IY], B←[IY+1]	5	2	—	—	—	—	—	—	—	—	146
	BA,[SP+dd]	CF,70,dd	A←[SP+dd], B←[SP+dd+1]	6	3	—	—	—	—	—	—	—	—	147
LD	HL,BA	CF,E4	HL←BA	2	2	—	—	—	—	—	—	—	—	138
	HL,HL	CF,E5	HL←HL	2	2	—	—	—	—	—	—	—	—	138
	HL,IX	CF,E6	HL←IX	2	2	—	—	—	—	—	—	—	—	138
	HL,IY	CF,E7	HL←IY	2	2	—	—	—	—	—	—	—	—	138
	HL,SP	CF,F4	HL←SP	2	2	—	—	—	—	—	—	—	—	139
	HL,PC	CF,F5	HL←PC+2	2	2	—	—	—	—	—	—	—	—	139
	HL,#mmnn	C5,nn,mm	HL←mmnn	3	3	—	—	—	—	—	—	—	—	143
	HL,[hh/l]	B9,l,hh	L←[hh/l], H←[hh/l+1]	5	3	—	—	—	—	—	—	—	—	144
	HL,[HL]	CF,C1	L←[HL], H←[HL+1]	5	2	—	—	—	—	—	—	—	—	145
	HL,[IX]	CF,D1	L←[IX], H←[IX+1]	5	2	—	—	—	—	—	—	—	—	146
	HL,[IY]	CF,D9	L←[IY], H←[IY+1]	5	2	—	—	—	—	—	—	—	—	146
	HL,[SP+dd]	CF,71,dd	L←[SP+dd], H←[SP+dd+1]	6	3	—	—	—	—	—	—	—	—	147
LD	IX,BA	CF,E8	IX←BA	2	2	—	—	—	—	—	—	—	—	138
	IX,HL	CF,E9	IX←HL	2	2	—	—	—	—	—	—	—	—	138
	IX,IX	CF,EA	IX←IX	2	2	—	—	—	—	—	—	—	—	138
	IX,IY	CF,EB	IX←IY	2	2	—	—	—	—	—	—	—	—	138
	IX,SP	CF,FA	IX←SP	2	2	—	—	—	—	—	—	—	—	139
	IX,#mmnn	C6,nn,mm	IX←mmnn	3	3	—	—	—	—	—	—	—	—	143
	IX,[hh/l]	BA,l,hh	IX(L)←[hh/l], IX(H)←[hh/l+1]	5	3	—	—	—	—	—	—	—	—	144
	IX,[HL]	CF,C2	IX(L)←[HL], IX(H)←[HL+1]	5	2	—	—	—	—	—	—	—	—	145
	IX,[IX]	CF,D2	IX(L)←[IX], IX(H)←[IX+1]	5	2	—	—	—	—	—	—	—	—	146
	IX,[IY]	CF,DA	IX(L)←[IY], IX(H)←[IY+1]	5	2	—	—	—	—	—	—	—	—	146
	IX,[SP+dd]	CF,72,dd	IX(L)←[SP+dd], IX(H)←[SP+dd+1]	6	3	—	—	—	—	—	—	—	—	147
LD	IY,BA	CF,EC	IY←BA	2	2	—	—	—	—	—	—	—	—	138
	IY,HL	CF,ED	IY←HL	2	2	—	—	—	—	—	—	—	—	138
	IY,IX	CF,EE	IY←IX	2	2	—	—	—	—	—	—	—	—	138
	IY,IY	CF,EF	IY←IY	2	2	—	—	—	—	—	—	—	—	138
	IY,SP	CF,FE	IY←SP	2	2	—	—	—	—	—	—	—	—	139
	IY,#mmnn	C7,nn,mm	IY←mmnn	3	3	—	—	—	—	—	—	—	—	143
	IY,[hh/l]	BB,l,hh	IY(L)←[hh/l], IY(H)←[hh/l+1]	5	3	—	—	—	—	—	—	—	—	144
	IY,[HL]	CF,C3	IY(L)←[HL], IY(H)←[HL+1]	5	2	—	—	—	—	—	—	—	—	145
	IY,[IX]	CF,D3	IY(L)←[IX], IY(H)←[IX+1]	5	2	—	—	—	—	—	—	—	—	146
	IY,[IY]	CF,DB	IY(L)←[IY], IY(H)←[IY+1]	5	2	—	—	—	—	—	—	—	—	146
	IY,[SP+dd]	CF,73,dd	IY(L)←[SP+dd], IY(H)←[SP+dd+1]	6	3	—	—	—	—	—	—	—	—	147

16-bit Transfer Instructions (2/2)

	Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page
						I1	I0	U	D	N	V	C	Z	
LD	SP,BA	CF,F0	SP←BA	2	2	—	—	—	—	—	—	—	—	140
	SP,[hh/l]	CF,78,l,hh	SP(L)←[hh/l], SP(H)←[hh/l+1]	6	4	—	—	—	—	—	—	—	—	145
	SP,HL	CF,F1	SP←HL	2	2	—	—	—	—	—	—	—	—	140
	SP,IX	CF,F2	SP←IX	2	2	—	—	—	—	—	—	—	—	140
	SP,IY	CF,F3	SP←IY	2	2	—	—	—	—	—	—	—	—	140
	SP,#mmnn	CF,6E,nn,mm	SP←mmnn	4	4	—	—	—	—	—	—	—	—	144
LD	[hh/l],BA	BC,l,hh	[hh/l]←A, [hh/l+1]←B	5	3	—	—	—	—	—	—	—	—	140
	[hh/l],HL	BD,l,hh	[hh/l]←L, [hh/l+1]←H	5	3	—	—	—	—	—	—	—	—	140
	[hh/l],IX	BE,l,hh	[hh/l]←IX(L), [hh/l+1]←IX(H)	5	3	—	—	—	—	—	—	—	—	140
	[hh/l],IY	BF,l,hh	[hh/l]←IY(L), [hh/l+1]←IY(H)	5	3	—	—	—	—	—	—	—	—	140
	[hh/l],SP	CF,7C,l,hh	[hh/l]←SP(L), [hh/l+1]←SP(H)	6	4	—	—	—	—	—	—	—	—	141
LD	[HL],BA	CF,C4	[HL]←A, [HL+1]←B	5	2	—	—	—	—	—	—	—	—	141
	[HL],HL	CF,C5	[HL]←L, [HL+1]←H	5	2	—	—	—	—	—	—	—	—	141
	[HL],IX	CF,C6	[HL]←IX(L), [HL+1]←IX(H)	5	2	—	—	—	—	—	—	—	—	141
	[HL],IY	CF,C7	[HL]←IY(L), [HL+1]←IY(H)	5	2	—	—	—	—	—	—	—	—	141
LD	[IX],BA	CF,D4	[IX]←A, [IX+1]←B	5	2	—	—	—	—	—	—	—	—	142
	[IX],HL	CF,D5	[IX]←L, [IX+1]←H	5	2	—	—	—	—	—	—	—	—	142
	[IX],IX	CF,D6	[IX]←IX(L), [IX+1]←IX(H)	5	2	—	—	—	—	—	—	—	—	142
	[IX],IY	CF,D7	[IX]←IY(L), [IX+1]←IY(H)	5	2	—	—	—	—	—	—	—	—	142
LD	[IY],BA	CF,DC	[IY]←A, [IY+1]←B	5	2	—	—	—	—	—	—	—	—	142
	[IY],HL	CF,DD	[IY]←L, [IY+1]←H	5	2	—	—	—	—	—	—	—	—	142
	[IY],IX	CF,DE	[IY]←IX(L), [IY+1]←IX(H)	5	2	—	—	—	—	—	—	—	—	142
	[IY],IY	CF,DF	[IY]←IY(L), [IY+1]←IY(H)	5	2	—	—	—	—	—	—	—	—	142
LD	[SP+dd],BA	CF,74,dd	[SP+dd]←A, [SP+dd+1]←B	6	3	—	—	—	—	—	—	—	—	143
	[SP+dd],HL	CF,75,dd	[SP+dd]←L, [SP+dd+1]←H	6	3	—	—	—	—	—	—	—	—	143
	[SP+dd],IX	CF,76,dd	[SP+dd]←IX(L), [SP+dd+1]←IX(H)	6	3	—	—	—	—	—	—	—	—	143
	[SP+dd],IY	CF,77,dd	[SP+dd]←IY(L), [SP+dd+1]←IY(H)	6	3	—	—	—	—	—	—	—	—	143
EX	BA,HL	C8	BA↔HL	3	1	—	—	—	—	—	—	—	—	105
	BA,IX	C9	BA↔IX	3	1	—	—	—	—	—	—	—	—	105
	BA,IY	CA	BA↔IY	3	1	—	—	—	—	—	—	—	—	105
	BA,SP	CB	BA↔SP	3	1	—	—	—	—	—	—	—	—	105

8-bit Arithmetic and Logic Operation Instructions (1/4)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
ADD	A,A	00	A←A+A	2	1	—	—	★	★	↑	↑	↑	↑		67
	A,B	01	A←A+B	2	1	—	—	★	★	↑	↑	↑	↑		67
	A,#nn	02,nn	A←A+nn	2	2	—	—	★	★	↑	↑	↑	↑		67
	A,[BR:ll]	04,ll	A←A+[BR:ll]	3	2	—	—	★	★	↑	↑	↑	↑		67
	A,[hhll]	05,ll,hh	A←A+[hhll]	4	3	—	—	★	★	↑	↑	↑	↑		68
	A,[HL]	03	A←A+[HL]	2	1	—	—	★	★	↑	↑	↑	↑		68
	A,[IX]	06	A←A+[IX]	2	1	—	—	★	★	↑	↑	↑	↑		68
	A,[IY]	07	A←A+[IY]	2	1	—	—	★	★	↑	↑	↑	↑		68
	A,[IX+dd]	CE,00,dd	A←A+[IX+dd]	4	3	—	—	★	★	↑	↑	↑	↑		69
	A,[IY+dd]	CE,01,dd	A←A+[IY+dd]	4	3	—	—	★	★	↑	↑	↑	↑		69
	A,[IX+L]	CE,02	A←A+[IX+L]	4	2	—	—	★	★	↑	↑	↑	↑		69
	A,[IY+L]	CE,03	A←A+[IY+L]	4	2	—	—	★	★	↑	↑	↑	↑		69
	[HL],A	CE,04	[HL]←[HL]+A	4	2	—	—	★	★	↑	↑	↑	↑		70
	[HL],#nn	CE,05,nn	[HL]←[HL]+nn	5	3	—	—	★	★	↑	↑	↑	↑		70
	[HL],[IX]	CE,06	[HL]←[HL]+[IX]	5	2	—	—	★	★	↑	↑	↑	↑		71
	[HL],[IY]	CE,07	[HL]←[HL]+[IY]	5	2	—	—	★	★	↑	↑	↑	↑		71
ADC	A,A	08	A←A+A+C	2	1	—	—	★	★	↑	↑	↑	↑		60
	A,B	09	A←A+B+C	2	1	—	—	★	★	↑	↑	↑	↑		60
	A,#nn	0A,nn	A←A+nn+C	2	2	—	—	★	★	↑	↑	↑	↑		60
	A,[BR:ll]	0C,ll	A←A+[BR:ll]+C	3	2	—	—	★	★	↑	↑	↑	↑		60
	A,[hhll]	0D,ll,hh	A←A+[hhll]+C	4	3	—	—	★	★	↑	↑	↑	↑		61
	A,[HL]	0B	A←A+[HL]+C	2	1	—	—	★	★	↑	↑	↑	↑		61
	A,[IX]	0E	A←A+[IX]+C	2	1	—	—	★	★	↑	↑	↑	↑		62
	A,[IY]	0F	A←A+[IY]+C	2	1	—	—	★	★	↑	↑	↑	↑		62
	A,[IX+dd]	CE,08,dd	A←A+[IX+dd]+C	4	3	—	—	★	★	↑	↑	↑	↑		62
	A,[IY+dd]	CE,09,dd	A←A+[IY+dd]+C	4	3	—	—	★	★	↑	↑	↑	↑		62
	A,[IX+L]	CE,0A	A←A+[IX+L]+C	4	2	—	—	★	★	↑	↑	↑	↑		63
	A,[IY+L]	CE,0B	A←A+[IY+L]+C	4	2	—	—	★	★	↑	↑	↑	↑		63
	[HL],A	CE,0C	[HL]←[HL]+A+C	4	2	—	—	★	★	↑	↑	↑	↑		63
	[HL],#nn	CE,0D,nn	[HL]←[HL]+nn+C	5	3	—	—	★	★	↑	↑	↑	↑		64
	[HL],[IX]	CE,0E	[HL]←[HL]+[IX]+C	5	2	—	—	★	★	↑	↑	↑	↑		64
	[HL],[IY]	CE,0F	[HL]←[HL]+[IY]+C	5	2	—	—	★	★	↑	↑	↑	↑		64
SUB	A,A	10	A←A-A	2	1	—	—	★	★	↑	↑	↑	↑		180
	A,B	11	A←A-B	2	1	—	—	★	★	↑	↑	↑	↑		180
	A,#nn	12,nn	A←A-nn	2	2	—	—	★	★	↑	↑	↑	↑		180
	A,[BR:ll]	14,ll	A←A-[BR:ll]	3	2	—	—	★	★	↑	↑	↑	↑		180
	A,[hhll]	15,ll,hh	A←A-[hhll]	4	3	—	—	★	★	↑	↑	↑	↑		181
	A,[HL]	13	A←A-[HL]	2	1	—	—	★	★	↑	↑	↑	↑		181
	A,[IX]	16	A←A-[IX]	2	1	—	—	★	★	↑	↑	↑	↑		181
	A,[IY]	17	A←A-[IY]	2	1	—	—	★	★	↑	↑	↑	↑		181
	A,[IX+dd]	CE,10,dd	A←A-[IX+dd]	4	3	—	—	★	★	↑	↑	↑	↑		182
	A,[IY+dd]	CE,11,dd	A←A-[IY+dd]	4	3	—	—	★	★	↑	↑	↑	↑		182
	A,[IX+L]	CE,12	A←A-[IX+L]	4	2	—	—	★	★	↑	↑	↑	↑		182
	A,[IY+L]	CE,13	A←A-[IY+L]	4	2	—	—	★	★	↑	↑	↑	↑		182
	[HL],A	CE,14	[HL]←[HL]-A	4	2	—	—	★	★	↑	↑	↑	↑		183
	[HL],#nn	CE,15,nn	[HL]←[HL]-nn	5	3	—	—	★	★	↑	↑	↑	↑		183
	[HL],[IX]	CE,16	[HL]←[HL]-[IX]	5	2	—	—	★	★	↑	↑	↑	↑		184
	[HL],[IY]	CE,17	[HL]←[HL]-[IY]	5	2	—	—	★	★	↑	↑	↑	↑		184

8-bit Arithmetic and Logic Operation Instructions (2/4)

	Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
SBC	A,A	18	A←A-A-C	2	1	—	—	★	★	↑	↑	↑	↑		167
	A,B	19	A←A-B-C	2	1	—	—	★	★	↑	↑	↑	↑		167
	A,#nn	1A,nn	A←A-#nn-C	2	2	—	—	★	★	↑	↑	↑	↑		167
	A,[BR:I]	1C,ll	A←A-[BR:I]-C	3	2	—	—	★	★	↑	↑	↑	↑		167
	A,[hhI]	1D,ll,hh	A←A-[hhI]-C	4	3	—	—	★	★	↑	↑	↑	↑		168
	A,[HL]	1B	A←A-[HL]-C	2	1	—	—	★	★	↑	↑	↑	↑		168
	A,[IX]	1E	A←A-[IX]-C	2	1	—	—	★	★	↑	↑	↑	↑		168
	A,[IY]	1F	A←A-[IY]-C	2	1	—	—	★	★	↑	↑	↑	↑		168
	A,[IX+dd]	CE,18,dd	A←A-[IX+dd]-C	4	3	—	—	★	★	↑	↑	↑	↑		169
	A,[IY+dd]	CE,19,dd	A←A-[IY+dd]-C	4	3	—	—	★	★	↑	↑	↑	↑		169
	A,[IX+L]	CE,1A	A←A-[IX+L]-C	4	2	—	—	★	★	↑	↑	↑	↑		169
	A,[IY+L]	CE,1B	A←A-[IY+L]-C	4	2	—	—	★	★	↑	↑	↑	↑		169
	[HL],A	CE,1C	[HL]←[HL]-A-C	4	2	—	—	★	★	↑	↑	↑	↑		170
	[HL],#nn	CE,1D,nn	[HL]←[HL]-nn-C	5	3	—	—	★	★	↑	↑	↑	↑		170
	[HL],[IX]	CE,1E	[HL]←[HL]-[IX]-C	5	2	—	—	★	★	↑	↑	↑	↑		171
	[HL],[IY]	CE,1F	[HL]←[HL]-[IY]-C	5	2	—	—	★	★	↑	↑	↑	↑		171
AND	A,A	20	A←A^A	2	1	—	—	—	—	↑	—	—	↑		75
	A,B	21	A←A^B	2	1	—	—	—	—	↑	—	—	↑		75
	A,#nn	22,nn	A←A^nn	2	2	—	—	—	—	↑	—	—	↑		75
	A,[BR:I]	24,ll	A←A^-[BR:I]	3	2	—	—	—	—	↑	—	—	↑		75
	A,[hhI]	25,ll,hh	A←A^-[hhI]	4	3	—	—	—	—	↑	—	—	↑		76
	A,[HL]	23	A←A^-[HL]	2	1	—	—	—	—	↑	—	—	↑		76
	A,[IX]	26	A←A^-[IX]	2	1	—	—	—	—	↑	—	—	↑		76
	A,[IY]	27	A←A^-[IY]	2	1	—	—	—	—	↑	—	—	↑		76
	A,[IX+dd]	CE,20,dd	A←A^-[IX+dd]	4	3	—	—	—	—	↑	—	—	↑		77
	A,[IY+dd]	CE,21,dd	A←A^-[IY+dd]	4	3	—	—	—	—	↑	—	—	↑		77
	A,[IX+L]	CE,22	A←A^-[IX+L]	4	2	—	—	—	—	↑	—	—	↑		77
	A,[IY+L]	CE,23	A←A^-[IY+L]	4	2	—	—	—	—	↑	—	—	↑		77
	B,#nn	CE,B0,nn	B←B^nn	3	3	—	—	—	—	↑	—	—	↑		78
	L,#nn	CE,B1,nn	L←L^nn	3	3	—	—	—	—	↑	—	—	↑		78
	H,#nn	CE,B2,nn	H←H^nn	3	3	—	—	—	—	↑	—	—	↑		78
	SC,#nn	9C,nn	SC←SC^nn	3	2	↓	↓	↓	↓	↓	↓	↓	↓		79
	[BR:I],#nn	D8,ll,nn	[BR:I]←-[BR:I]^nn	5	3	—	—	—	—	↑	—	—	↑		79
	[HL],A	CE,24	[HL]←[HL]^A	4	2	—	—	—	—	↑	—	—	↑		79
	[HL],#nn	CE,25,nn	[HL]←[HL]^nn	5	3	—	—	—	—	↑	—	—	↑		80
	[HL],[IX]	CE,26	[HL]←[HL]^-[IX]	5	2	—	—	—	—	↑	—	—	↑		80
	[HL],[IY]	CE,27	[HL]←[HL]^-[IY]	5	2	—	—	—	—	↑	—	—	↑		80
OR	A,A	28	A←A∨A	2	1	—	—	—	—	↑	—	—	↑		149
	A,B	29	A←A∨B	2	1	—	—	—	—	↑	—	—	↑		149
	A,#nn	2A,nn	A←A∨nn	2	2	—	—	—	—	↑	—	—	↑		149
	A,[BR:I]	2C,ll	A←A∨-[BR:I]	3	2	—	—	—	—	↑	—	—	↑		150
	A,[hhI]	2D,ll,hh	A←A∨-[hhI]	4	3	—	—	—	—	↑	—	—	↑		150
	A,[HL]	2B	A←A∨-[HL]	2	1	—	—	—	—	↑	—	—	↑		150
	A,[IX]	2E	A←A∨-[IX]	2	1	—	—	—	—	↑	—	—	↑		151
	A,[IY]	2F	A←A∨-[IY]	2	1	—	—	—	—	↑	—	—	↑		151
	A,[IX+dd]	CE,28,dd	A←A∨-[IX+dd]	4	3	—	—	—	—	↑	—	—	↑		151
	A,[IY+dd]	CE,29,dd	A←A∨-[IY+dd]	4	3	—	—	—	—	↑	—	—	↑		151
	A,[IX+L]	CE,2A	A←A∨-[IX+L]	4	2	—	—	—	—	↑	—	—	↑		152

8-bit Arithmetic and Logic Operation Instructions (3/4)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I	I	O	U	D	N	V	C		
OR	A,[IY+L]	CE,2B	A \leftarrow A \vee [IY+L]	4	2	-	-	-	-	\uparrow	-	-	\uparrow		152
	B,#nn	CE,B4,nn	B \leftarrow B \vee nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		152
	L,#nn	CE,B5,nn	L \leftarrow L \vee nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		152
	H,#nn	CE,B6,nn	H \leftarrow H \vee nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		153
	SC,#nn	9D,nn	SC \leftarrow SC \vee nn	3	2	\uparrow		153							
	[BR:ll],#nn	D9,ll,nn	[BR:ll] \leftarrow [BR:ll] \vee nn	5	3	-	-	-	-	\uparrow	-	-	\uparrow		153
	[HL],A	CE,2C	[HL] \leftarrow [HL] \vee A	4	2	-	-	-	-	\uparrow	-	-	\uparrow		154
	[HL],#nn	CE,2D,nn	[HL] \leftarrow [HL] \vee nn	5	3	-	-	-	-	\uparrow	-	-	\uparrow		154
	[HL],[IX]	CE,2E	[HL] \leftarrow [HL] \vee [IX]	5	2	-	-	-	-	\uparrow	-	-	\uparrow		154
	[HL],[IY]	CE,2F	[HL] \leftarrow [HL] \vee [IY]	5	2	-	-	-	-	\uparrow	-	-	\uparrow		154
XOR	A,A	38	A \leftarrow A \forall A	2	1	-	-	-	-	\uparrow	-	-	\uparrow		189
	A,B	39	A \leftarrow A \forall B	2	1	-	-	-	-	\uparrow	-	-	\uparrow		189
	A,#nn	3A,nn	A \leftarrow A \forall nn	2	2	-	-	-	-	\uparrow	-	-	\uparrow		189
	A,[BR:ll]	3C,ll	A \leftarrow A \forall [BR:ll]	3	2	-	-	-	-	\uparrow	-	-	\uparrow		189
	A,[hhll]	3D,ll,hh	A \leftarrow A \forall [hhll]	4	3	-	-	-	-	\uparrow	-	-	\uparrow		190
	A,[HL]	3B	A \leftarrow A \forall [HL]	2	1	-	-	-	-	\uparrow	-	-	\uparrow		190
	A,[IX]	3E	A \leftarrow A \forall [IX]	2	1	-	-	-	-	\uparrow	-	-	\uparrow		190
	A,[IY]	3F	A \leftarrow A \forall [IY]	2	1	-	-	-	-	\uparrow	-	-	\uparrow		190
	A,[IX+dd]	CE,38,dd	A \leftarrow A \forall [IX+dd]	4	3	-	-	-	-	\uparrow	-	-	\uparrow		191
	A,[IY+dd]	CE,39,dd	A \leftarrow A \forall [IY+dd]	4	3	-	-	-	-	\uparrow	-	-	\uparrow		191
	A,[IX+L]	CE,3A	A \leftarrow A \forall [IX+L]	4	2	-	-	-	-	\uparrow	-	-	\uparrow		191
	A,[IY+L]	CE,3B	A \leftarrow A \forall [IY+L]	4	2	-	-	-	-	\uparrow	-	-	\uparrow		191
	B,#nn	CE,B8,nn	B \leftarrow B \forall nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		192
	L,#nn	CE,B9,nn	L \leftarrow L \forall nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		192
	H,#nn	CE,BA,nn	H \leftarrow H \forall nn	3	3	-	-	-	-	\uparrow	-	-	\uparrow		192
	SC,#nn	9E,nn	SC \leftarrow SC \forall nn	3	2	\uparrow		193							
	[BR:ll],#nn	DA,ll,nn	[BR:ll] \leftarrow [BR:ll] \forall nn	5	3	-	-	-	-	\uparrow	-	-	\uparrow		193
	[HL],A	CE,3C	[HL] \leftarrow [HL] \forall A	4	2	-	-	-	-	\uparrow	-	-	\uparrow		193
	[HL],#nn	CE,3D,nn	[HL] \leftarrow [HL] \forall nn	5	3	-	-	-	-	\uparrow	-	-	\uparrow		194
	[HL],[IX]	CE,3E	[HL] \leftarrow [HL] \forall [IX]	5	2	-	-	-	-	\uparrow	-	-	\uparrow		194
	[HL],[IY]	CE,3F	[HL] \leftarrow [HL] \forall [IY]	5	2	-	-	-	-	\uparrow	-	-	\uparrow		194
CP	A,A	30	A-A	2	1	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		90
	A,B	31	A-B	2	1	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		90
	A,#nn	32,nn	A-nn	2	2	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		90
	A,[BR:ll]	34,ll	A-[BR:ll]	3	2	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		90
	A,[hhll]	35,ll,hh	A-[hhll]	4	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		91
	A,[HL]	33	A-[HL]	2	1	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		91
	A,[IX]	36	A-[IX]	2	1	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		92
	A,[IY]	37	A-[IY]	2	1	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		92
	A,[IX+dd]	CE,30,dd	A-[IX+dd]	4	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		92
	A,[IY+dd]	CE,31,dd	A-[IY+dd]	4	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		92
	A,[IX+L]	CE,32	A-[IX+L]	4	2	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		93
	A,[IY+L]	CE,33	A-[IY+L]	4	2	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		93
	B,#nn	CE,BC,nn	B-nn	3	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		93
	L,#nn	CE,BD,nn	L-nn	3	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		94
	H,#nn	CE,BE,nn	H-nn	3	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		94
	BR,#hh	CE,BF,hh	BR-hh	3	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		94
	[BR:ll],#nn	DB,ll,nn	[BR:ll]-nn	4	3	-	-	-	-	\uparrow	\uparrow	\uparrow	\uparrow		95

8-bit Arithmetic and Logic Operation Instructions (4/4)

	Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
CP	[HL],A	CE,34	[HL]-A	3	2	-	-	-	-	↑	↑	↑	↑		95
	[HL],#nn	CE,35,nn	[HL]-nn	4	3	-	-	-	-	↑	↑	↑	↑		96
	[HL],[IX]	CE,36	[HL]-[IX]	4	2	-	-	-	-	↑	↑	↑	↑		96
	[HL],[IY]	CE,37	[HL]-[IY]	4	2	-	-	-	-	↑	↑	↑	↑		96
BIT	A,B	94	A&B	2	1	-	-	-	-	↑	-	-	↑		81
	A,#nn	96,nn	A&nn	2	2	-	-	-	-	↑	-	-	↑		81
	B,#nn	97,nn	B&nn	2	2	-	-	-	-	↑	-	-	↑		81
	[BR:l],#nn	DC,l,nn	[BR:l]&nn	4	3	-	-	-	-	↑	-	-	↑		82
	[HL],#nn	95,nn	[HL]&nn	3	2	-	-	-	-	↑	-	-	↑		82
INC	A	80	A←A+1	2	1	-	-	-	-	-	-	-	↑		106
	B	81	B←B+1	2	1	-	-	-	-	-	-	-	↑		106
	L	82	L←L+1	2	1	-	-	-	-	-	-	-	↑		106
	H	83	H←H+1	2	1	-	-	-	-	-	-	-	↑		106
	BR	84	BR←BR+1	2	1	-	-	-	-	-	-	-	↑		106
	[BR:l]	85,l	[BR:l]←[BR:l]+1	4	2	-	-	-	-	-	-	-	↑		107
	[HL]	86	[HL]←[HL]+1	3	1	-	-	-	-	-	-	-	↑		107
DEC	A	88	A←A-1	2	1	-	-	-	-	-	-	-	↑		102
	B	89	B←B-1	2	1	-	-	-	-	-	-	-	↑		102
	L	8A	L←L-1	2	1	-	-	-	-	-	-	-	↑		102
	H	8B	H←H-1	2	1	-	-	-	-	-	-	-	↑		102
	BR	8C	BR←BR-1	2	1	-	-	-	-	-	-	-	↑		102
	[BR:l]	8D,l	[BR:l]←[BR:l]-1	4	2	-	-	-	-	-	-	-	↑		102
	[HL]	8E	[HL]←[HL]-1	3	1	-	-	-	-	-	-	-	↑		103
CPL	A	CE,A0	A←Ā	3	2	-	-	-	-	↑	-	-	↑		101
	B	CE,A1	B←Ā	3	2	-	-	-	-	↑	-	-	↑		101
	[BR:l]	CE,A2,l	[BR:l]←Ā	5	3	-	-	-	-	↑	-	-	↑		101
	[HL]	CE,A3	[HL]←Ā	4	2	-	-	-	-	↑	-	-	↑		101
NEG	A	CE,A4	A←0-A	3	2	-	-	★	★	↑	↑	↑	↑		148
	B	CE,A5	B←0-B	3	2	-	-	★	★	↑	↑	↑	↑		148
	[BR:l]	CE,A6,l	[BR:l]←0-[BR:l]	5	3	-	-	★	★	↑	↑	↑	↑		148
	[HL]	CE,A7	[HL]←0-[HL]	4	2	-	-	★	★	↑	↑	↑	↑		148
MLT		CE,D8	HL←L*A	12	2	-	-	-	-	↑	0	0	↑	MODEL1/3 only	147
DIV		CE,D9	L←HL/A, H←Remainder	13	2	-	-	-	-	↑	↑	0	↑		104

16-bit Arithmetic Operation Instructions (1/2)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
ADD	BA,BA	CF,00	BA←BA+BA	4	2	—	—	—	—	↑	↑	↑	↑		71
	BA,HL	CF,01	BA←BA+HL	4	2	—	—	—	—	↑	↑	↑	↑		71
	BA,IX	CF,02	BA←BA+IX	4	2	—	—	—	—	↑	↑	↑	↑		71
	BA,IY	CF,03	BA←BA+IY	4	2	—	—	—	—	↑	↑	↑	↑		71
	BA,#mmnn	C0,nn,mm	BA←BA+mmnn	3	3	—	—	—	—	↑	↑	↑	↑		72
	HL,BA	CF,20	HL←HL+BA	4	2	—	—	—	—	↑	↑	↑	↑		72
	HL,HL	CF,21	HL←HL+HL	4	2	—	—	—	—	↑	↑	↑	↑		72
	HL,IX	CF,22	HL←HL+IX	4	2	—	—	—	—	↑	↑	↑	↑		72
	HL,IY	CF,23	HL←HL+IY	4	2	—	—	—	—	↑	↑	↑	↑		72
	HL,#mmnn	C1,nn,mm	HL←HL+mmnn	3	3	—	—	—	—	↑	↑	↑	↑		72
	IX,BA	CF,40	IX←IX+BA	4	2	—	—	—	—	↑	↑	↑	↑		73
	IX,HL	CF,41	IX←IX+HL	4	2	—	—	—	—	↑	↑	↑	↑		73
	IX,#mmnn	C2,nn,mm	IX←IX+mmnn	3	3	—	—	—	—	↑	↑	↑	↑		73
	IY,BA	CF,42	IY←IY+BA	4	2	—	—	—	—	↑	↑	↑	↑		73
	IY,HL	CF,43	IY←IY+HL	4	2	—	—	—	—	↑	↑	↑	↑		73
	IY,#mmnn	C3,nn,mm	IY←IY+mmnn	3	3	—	—	—	—	↑	↑	↑	↑		74
	SP,BA	CF,44	SP←SP+BA	4	2	—	—	—	—	↑	↑	↑	↑		74
	SP,HL	CF,45	SP←SP+HL	4	2	—	—	—	—	↑	↑	↑	↑		74
	SP,#mmnn	CF,68,nn,mm	SP←SP+mmnn	4	4	—	—	—	—	↑	↑	↑	↑		74
ADC	BA,BA	CF,04	BA←BA+BA+C	4	2	—	—	—	—	↑	↑	↑	↑		65
	BA,HL	CF,05	BA←BA+HL+C	4	2	—	—	—	—	↑	↑	↑	↑		65
	BA,IX	CF,06	BA←BA+IX+C	4	2	—	—	—	—	↑	↑	↑	↑		65
	BA,IY	CF,07	BA←BA+IY+C	4	2	—	—	—	—	↑	↑	↑	↑		65
	BA,#mmnn	CF,60,nn,mm	BA←BA+mmnn+C	4	4	—	—	—	—	↑	↑	↑	↑		65
	HL,BA	CF,24	HL←HL+BA+C	4	2	—	—	—	—	↑	↑	↑	↑		66
	HL,HL	CF,25	HL←HL+HL+C	4	2	—	—	—	—	↑	↑	↑	↑		66
	HL,IX	CF,26	HL←HL+IX+C	4	2	—	—	—	—	↑	↑	↑	↑		66
	HL,IY	CF,27	HL←HL+IY+C	4	2	—	—	—	—	↑	↑	↑	↑		66
	HL,#mmnn	CF,61,nn,mm	HL←HL+mmnn+C	4	4	—	—	—	—	↑	↑	↑	↑		66
SUB	BA,BA	CF,08	BA←BA-BA	4	2	—	—	—	—	↑	↑	↑	↑		184
	BA,HL	CF,09	BA←BA-HL	4	2	—	—	—	—	↑	↑	↑	↑		184
	BA,IX	CF,0A	BA←BA-IX	4	2	—	—	—	—	↑	↑	↑	↑		184
	BA,IY	CF,0B	BA←BA-IY	4	2	—	—	—	—	↑	↑	↑	↑		184
	BA,#mmnn	D0,nn,mm	BA←BA-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		185
	HL,BA	CF,28	HL←HL-BA	4	2	—	—	—	—	↑	↑	↑	↑		185
	HL,HL	CF,29	HL←HL-HL	4	2	—	—	—	—	↑	↑	↑	↑		185
	HL,IX	CF,2A	HL←HL-IX	4	2	—	—	—	—	↑	↑	↑	↑		185
	HL,IY	CF,2B	HL←HL-IY	4	2	—	—	—	—	↑	↑	↑	↑		185
	HL,#mmnn	D1,nn,mm	HL←HL-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		185
	IX,BA	CF,48	IX←IX-BA	4	2	—	—	—	—	↑	↑	↑	↑		186
	IX,HL	CF,49	IX←IX-HL	4	2	—	—	—	—	↑	↑	↑	↑		186
	IX,#mmnn	D2,nn,mm	IX←IX-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		186
	IY,BA	CF,4A	IY←IY-BA	4	2	—	—	—	—	↑	↑	↑	↑		186
	IY,HL	CF,4B	IY←IY-HL	4	2	—	—	—	—	↑	↑	↑	↑		186
	IY,#mmnn	D3,nn,mm	IY←IY-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		187
	SP,BA	CF,4C	SP←SP-BA	4	2	—	—	—	—	↑	↑	↑	↑		187
	SP,HL	CF,4D	SP←SP-HL	4	2	—	—	—	—	↑	↑	↑	↑		187
	SP,#mmnn	CF,6A,nn,mm	SP←SP-mmnn	4	4	—	—	—	—	↑	↑	↑	↑		187





















16-bit Arithmetic Operation Instructions (2/2)

	Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
SBC	BA,BA	CF,0C	BA←BA-BA-C	4	2	—	—	—	—	↑	↑	↑	↑		171
	BA,HL	CF,0D	BA←BA-HL-C	4	2	—	—	—	—	↑	↑	↑	↑		171
	BA,IX	CF,0E	BA←BA-IX-C	4	2	—	—	—	—	↑	↑	↑	↑		171
	BA,IY	CF,0F	BA←BA-IY-C	4	2	—	—	—	—	↑	↑	↑	↑		171
	BA,#mmnn	CF,62,nn,mm	BA←BA-mmnn-C	4	4	—	—	—	—	↑	↑	↑	↑		172
	HL,BA	CF,2C	HL←HL-BA-C	4	2	—	—	—	—	↑	↑	↑	↑		172
	HL,HL	CF,2D	HL←HL-HL-C	4	2	—	—	—	—	↑	↑	↑	↑		172
	HL,IX	CF,2E	HL←HL-IX-C	4	2	—	—	—	—	↑	↑	↑	↑		172
	HL,IY	CF,2F	HL←HL-IY-C	4	2	—	—	—	—	↑	↑	↑	↑		172
	HL,#mmnn	CF,63,nn,mm	HL←HL-mmnn-C	4	4	—	—	—	—	↑	↑	↑	↑		172
CP	BA,BA	CF,18	BA-BA	4	2	—	—	—	—	↑	↑	↑	↑		97
	BA,HL	CF,19	BA-HL	4	2	—	—	—	—	↑	↑	↑	↑		97
	BA,IX	CF,1A	BA-IX	4	2	—	—	—	—	↑	↑	↑	↑		97
	BA,IY	CF,1B	BA-IY	4	2	—	—	—	—	↑	↑	↑	↑		97
	BA,#mmnn	D4,nn,mm	BA-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		97
	HL,BA	CF,38	HL-BA	4	2	—	—	—	—	↑	↑	↑	↑		98
	HL,HL	CF,39	HL-HL	4	2	—	—	—	—	↑	↑	↑	↑		98
	HL,IX	CF,3A	HL-IX	4	2	—	—	—	—	↑	↑	↑	↑		98
	HL,IY	CF,3B	HL-IY	4	2	—	—	—	—	↑	↑	↑	↑		98
	HL,#mmnn	D5,nn,mm	HL-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		98
	IX,#mmnn	D6,nn,mm	IX-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		99
	IY,#mmnn	D7,nn,mm	IY-mmnn	3	3	—	—	—	—	↑	↑	↑	↑		99
	SP,BA	CF,5C	SP-BA	4	2	—	—	—	—	↑	↑	↑	↑		100
	SP,HL	CF,5D	SP-HL	4	2	—	—	—	—	↑	↑	↑	↑		100
	SP,#mmnn	CF,6C,nn,mm	SP-mmnn	4	4	—	—	—	—	↑	↑	↑	↑		100
INC	BA	90	BA←BA+1	2	1	—	—	—	—	—	—	—	↑		107
	HL	91	HL←HL+1	2	1	—	—	—	—	—	—	—	↑		107
	IX	92	IX←IX+1	2	1	—	—	—	—	—	—	—	↑		107
	IY	93	IY←IY+1	2	1	—	—	—	—	—	—	—	↑		107
	SP	87	SP←SP+1	2	1	—	—	—	—	—	—	—	↑		108
DEC	BA	98	BA←BA-1	2	1	—	—	—	—	—	—	—	↑		103
	HL	99	HL←HL-1	2	1	—	—	—	—	—	—	—	↑		103
	IX	9A	IX←IX-1	2	1	—	—	—	—	—	—	—	↑		103
	IY	9B	IY←IY-1	2	1	—	—	—	—	—	—	—	↑		103
	SP	8F	SP←SP-1	2	1	—	—	—	—	—	—	—	↑		103

Auxiliary Operation Instructions

	Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
PACK		DE	B A A [*m][*n] → [m][n]	2	1	—	—	—	—	—	—	—	—		155
UPCK		DF	A B A [m][n] → [0][m][0][n]	2	1	—	—	—	—	—	—	—	—		188
SEP		CE,A8	B A B A [0*****] → [0000000][0*****] [1*****] → [1111111][1*****]	3	2	—	—	—	—	—	—	—	—		173

Rotate/Shift Instructions (1/2)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
RL	A	CE,90		3	2	-	-	-	-	↑	-	↑	↑		162
	B	CE,91		3	2	-	-	-	-	↑	-	↑	↑		162
	[BR:ll]	CE,92,ll		5	3	-	-	-	-	↑	-	↑	↑		163
	[HL]	CE,93		4	2	-	-	-	-	↑	-	↑	↑		163
RLC	A	CE,94		3	2	-	-	-	-	↑	-	↑	↑		163
	B	CE,95		3	2	-	-	-	-	↑	-	↑	↑		163
	[BR:ll]	CE,96,ll		5	3	-	-	-	-	↑	-	↑	↑		164
	[HL]	CE,97		4	2	-	-	-	-	↑	-	↑	↑		164
RR	A	CE,98		3	2	-	-	-	-	↑	-	↑	↑		164
	B	CE,99		3	2	-	-	-	-	↑	-	↑	↑		164
	[BR:ll]	CE,9A,ll		5	3	-	-	-	-	↑	-	↑	↑		165
	[HL]	CE,9B		4	2	-	-	-	-	↑	-	↑	↑		165
RRC	A	CE,9C		3	2	-	-	-	-	↑	-	↑	↑		166
	B	CE,9D		3	2	-	-	-	-	↑	-	↑	↑		166
	[BR:ll]	CE,9E,ll		5	3	-	-	-	-	↑	-	↑	↑		166
	[HL]	CE,9F		4	2	-	-	-	-	↑	-	↑	↑		166
SLA	A	CE,80		3	2	-	-	-	-	↑	↑	↑	↑		173
	B	CE,81		3	2	-	-	-	-	↑	↑	↑	↑		173
	[BR:ll]	CE,82,ll		5	3	-	-	-	-	↑	↑	↑	↑		174
	[HL]	CE,83		4	2	-	-	-	-	↑	↑	↑	↑		174
SLL	A	CE,84		3	2	-	-	-	-	↑	-	↑	↑		175
	B	CE,85		3	2	-	-	-	-	↑	-	↑	↑		175
	[BR:ll]	CE,86,ll		5	3	-	-	-	-	↑	-	↑	↑		175
	[HL]	CE,87		4	2	-	-	-	-	↑	-	↑	↑		176

Rotate/Shift Instructions (2/2)

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
SRA	A	CE,88		3	2	-	-	-	-	↑	0	↑	↑		177
	B	CE,89		3	2	-	-	-	-	↑	0	↑	↑		177
	[BR:I]	CE,8A,I		5	3	-	-	-	-	↑	0	↑	↑		177
	[HL]	CE,8B		4	2	-	-	-	-	↑	0	↑	↑		178
SRL	A	CE,8C		3	2	-	-	-	0	-	↑	↑			178
	B	CE,8D		3	2	-	-	-	0	-	↑	↑			178
	[BR:I]	CE,8E,I		5	3	-	-	-	0	-	↑	↑			179
	[HL]	CE,8F		4	2	-	-	-	0	-	↑	↑			179

Stack Control Instructions

Mnemonic		Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
						I1	I0	U	D	N	V	C	Z		
PUSH	A	CF,B0	[SP-1]←A, SP←SP-1	3	2	-	-	-	-	-	-	-	-		158
	B	CF,B1	[SP-1]←B, SP←SP-1	3	2	-	-	-	-	-	-	-	-		158
	L	CF,B2	[SP-1]←L, SP←SP-1	3	2	-	-	-	-	-	-	-	-		158
	H	CF,B3	[SP-1]←H, SP←SP-1	3	2	-	-	-	-	-	-	-	-		158
	BR	A4	[SP-1]←BR, SP←SP-1	3	1	-	-	-	-	-	-	-	-		159
	SC	A7	[SP-1]←SC, SP←SP-1	3	1	-	-	-	-	-	-	-	-		160
	BA	A0	[SP-1]←B, [SP-2]←A, SP←SP-2	4	1	-	-	-	-	-	-	-	-		158
	HL	A1	[SP-1]←H, [SP-2]←L, SP←SP-2	4	1	-	-	-	-	-	-	-	-		158
	IX	A2	[SP-1]←IX(H), [SP-2]←IX(L), SP←SP-2	4	1	-	-	-	-	-	-	-	-		158
	IY	A3	[SP-1]←IY(H), [SP-2]←IY(L), SP←SP-2	4	1	-	-	-	-	-	-	-	-		158
	EP	A5	[SP-1]←EP, SP←SP-1	3	1	-	-	-	-	-	-	-	-		159
	IP	A6	[SP-1]←XP, [SP-2]←YP, SP←SP-2	4	1	-	-	-	-	-	-	-	-		159
	ALL	CF,B8	PUSH BA, HL, IX, IY, BR	12	2	-	-	-	-	-	-	-	-		160
	ALE	CF,B9	PUSH BA, HL, IX, IY, BR, EP, IP	15	2	-	-	-	-	-	-	-	-	MODEL2/3 only	160
POP	A	CF,B4	A←[SP], SP←SP+1	3	2	-	-	-	-	-	-	-	-		155
	B	CF,B5	B←[SP], SP←SP+1	3	2	-	-	-	-	-	-	-	-		155
	L	CF,B6	L←[SP], SP←SP+1	3	2	-	-	-	-	-	-	-	-		155
	H	CF,B7	H←[SP], SP←SP+1	3	2	-	-	-	-	-	-	-	-		155
	BR	AC	BR←[SP], SP←SP+1	2	1	-	-	-	-	-	-	-	-		156
	SC	AF	SC←[SP], SP←SP+1	2	1	↑	↑	↑	↑	↑	↑	↑	↑		156
	BA	A8	A←[SP], B←[SP+1], SP←SP+2	3	1	-	-	-	-	-	-	-	-		155
	HL	A9	L←[SP], H←[SP+1], SP←SP+2	3	1	-	-	-	-	-	-	-	-		155
	IX	AA	IX(L)←[SP], IX(H)←[SP+1], SP←SP+2	3	1	-	-	-	-	-	-	-	-		155
	IY	AB	IY(L)←[SP], IY(H)←[SP+1], SP←SP+2	3	1	-	-	-	-	-	-	-	-		155
	EP	AD	EP←[SP], SP←SP+1	2	1	-	-	-	-	-	-	-	-		156
	IP	AE	YP←[SP], XP←[SP+1], SP←SP+2	3	1	-	-	-	-	-	-	-	-		156
POP	ALL	CF,BC	POP BR, IY, IX, HL, BA	11	2	-	-	-	-	-	-	-	-		157
	ALE	CF,BD	POP IP, EP, BR, IY, IX, HL, BA	14	2	-	-	-	-	-	-	-	-	MODEL2/3 only	157

- * New code bank register NB and expand page registers EP/XP/YP are set only for MODEL2/3.
In MODEL0/1, instructions that access these registers cannot be used.

Branch Instructions (1/4)

Mnemonic		Machine Code	Condition	Operation	Cycle	Byte	SC							Page	
							I1	I0	U	D	N	V	C	Z	
JRS	rr	F1,rr	Unconditionable	<i>MODEL0/1</i> PC←PC+rr+1	2	2	-----							112	
				<i>MODEL2/3</i> PC←PC+rr+1, CB←NB			-----								
JRS	C,rr	E4,rr	C=1	<i>MODEL0/1</i> If Condition is true, then PC←PC+rr+1 else PC←PC+2	2	2	-----							113	
	NC,rr	E5,rr	C=0	<i>MODEL2/3</i> If Condition is true, then PC←PC+rr+1, CB←NB else PC←PC+2, NB←CB			-----								
	Z,rr	E6,rr	Z=1				-----								
	NZ,rr	E7,rr	Z=0				-----								
JRS	LT,rr	CE,E0,rr	[NVV]=1	<i>MODEL0/1</i> If Condition is true, then PC←PC+rr+2 else PC←PC+3	3	3	-----							113	
	LE,rr	CE,E1,rr	Zv[NVV]=1				-----								
	GT,rr	CE,E2,rr	Zv[NVV]=0				-----								
	GE,rr	CE,E3,rr	[NVV]=0				-----								
	V,rr	CE,E4,rr	V=1				-----								
	NV,rr	CE,E5,rr	V=0				-----								
	P,rr	CE,E6,rr	N=0				-----								
	M,rr	CE,E7,rr	N=1				-----								
	F0,rr	CE,E8,rr	F0=1	<i>MODEL2/3</i> If Condition is true, then PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB			-----								
	F1,rr	CE,E9,rr	F1=1				-----								
	F2,rr	CE,EA,rr	F2=1				-----								
	F3,rr	CE,EB,rr	F3=1				-----								
	NF0,rr	CE,EC,rr	F0=0				-----								
	NF1,rr	CE,ED,rr	F1=0				-----								
	NF2,rr	CE,EE,rr	F2=0				-----								
	NF3,rr	CE,EF,rr	F3=0				-----								
JRL	qqrr	F3,rr,qq	Unconditionable	<i>MODEL0/1</i> PC←PC+qqrr+2	3	3	-----							110	
				<i>MODEL2/3</i> PC←PC+qqrr+2, CB←NB			-----								
JRL	C,qqrr	EC,rr,qq	C=1	<i>MODEL0/1</i> If Condition is true, then PC←PC+qqrr+2 else PC←PC+3	3	3	-----							111	
	NC,qqrr	ED,rr,qq	C=0				-----								
	Z,qqrr	EE,rr,qq	Z=1	<i>MODEL2/3</i> If Condition is true, then PC←PC+qqrr+2, CB←NB else PC←PC+3, NB←CB			-----								
	NZ,qqrr	EF,rr,qq	Z=0				-----								
DJR	NZ,rr	F5,rr	B=0	<i>MODEL0/1</i> B←B-1, If B=0, then PC←PC+rr+1 else PC←PC+2	4	2	-----							104	
				<i>MODEL2/3</i> B←B-1, If B=0, then PC←PC+rr+1, CB←NB else PC←PC+2, NB←CB			-----								

Branch Instructions (2/4)

Mnemonic		Machine Code	Condition	Operation	Cycle	Byte	SC						Page		
							I1	I0	U	D	N	V	C	Z	
JP	HL	F4	Unconditionable	<i>MODEL0/1</i> PC←HL	2	1	-----								109
				<i>MODEL2/3</i> PC←HL, CB←NB			-----								109
	[kk]	FD,kk	Unconditionable	<i>MODEL0/1</i> PC(L)←[00kk], PC(H)←[00kk+1]	4	2	-----								109
				<i>MODEL2/3</i> PC(L)←[00kk] PC(H)←[00kk+1], CB←NB			-----								109
CARS	rr	F0,rr	Unconditionable	<i>MODEL0/1</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1	4	2	-----								86
				<i>MODEL2/3 (Minimum mode)</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1, CB←NB			-----								86
				<i>MODEL2/3 (Maximum mode)</i> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+1, CB←NB			-----								86
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1 else PC←PC+2	4	2	-----								87
CARS	C,rr	E0,rr	C=1	<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+1, CB←NB else PC←PC+2, NB←CB	4	2	-----								87
				<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+1, CB←NB else PC←PC+2, NB←CB	5	2	-----								87
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2 else PC←PC+3	4	2	-----								88
				<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	5	2	-----								88
CARS	LT,rr	CE,F0,rr	[NVV]=1	<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	6	3	-----								88
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2 else PC←PC+3	5	3	-----								88
				<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	5	3	-----								88
				<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	6	3	-----								88
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2 else PC←PC+3	5	3	-----								88
				<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	5	3	-----								88
				<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	6	3	-----								88
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2 else PC←PC+3	5	3	-----								88
				<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	5	3	-----								88
				<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	6	3	-----								88
				<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2 else PC←PC+3	5	3	-----								88
				<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	5	3	-----								88
				<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+rr+2, CB←NB else PC←PC+3, NB←CB	6	3	-----								88

Branch Instructions (3/4)

Mnemonic		Machine Code	Condition	Operation	Cycle	Byte	SC							Page	
							I1	I0	U	D	N	V	C	Z	
CARL	qqrr	F2,rr,qq	Unconditionable	<i>MODEL0/1</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2	5	3	-----							84	
				<i>MODEL2/3 (Minimum mode)</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2, CB←NB			-----								
				<i>MODEL2/3 (Maximum mode)</i> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+qqrr+2, CB←NB			-----								
CARL	C,qqrr	E8,rr,qq	C=1	<i>MODEL0/1</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2 else PC←PC+3	5	3	-----							85	
	NC,qqrr	E9,rr,qq	C=0	<i>MODEL2/3 (Minimum mode)</i> If Condition is true then [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC←PC+qqrr+2, CB←NB else PC←PC+3, NB←CB			-----								
	Z,qqrr	EA,rr,qq	Z=1	<i>MODEL2/3 (Maximum mode)</i> If Condition is true then [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+qqrr+2, CB←NB else PC←PC+3, NB←CB			-----								
	NZ,qqrr	EB,rr,qq	Z=0	<i>MODEL0/1</i> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC←PC+qqrr+2, CB←NB else PC←PC+3, NB←CB			-----								
CALL	[hh/l]	FB,l,l,hh	Unconditionable	<i>MODEL0/1</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC(L)←[hh/l], PC(H)←[hh/l+1]	7	3	-----							83	
				<i>MODEL2/3 (Minimum mode)</i> [SP-1]←PC(H), [SP-2]←PC(L), SP←SP-2, PC(L)←[hh/l], PC(H)←[hh/l+1], CB←NB			-----								
				<i>MODEL2/3 (Maximum mode)</i> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), SP←SP-3, PC(L)←[hh/l], PC(H)←[hh/l+1], CB←NB			-----								

Branch Instructions (4/4)

Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
					I1	I0	U	D	N	V	C	Z		
INT	[kk]	FC,kk	<i>MODEL0/1</i> [SP-1]←PC(H), [SP-2]←PC(L), [SP-3]←SC, SP←SP-3, PC(L)←[00kk], PC(H)←[00kk+1]	7	2	---							108	
						<i>MODEL2/3 (Minimum mode)</i> [SP-1]←PC(H), [SP-2]←PC(L), [SP-3]←SC, SP←SP-3, PC(L)←[00kk], PC(H)←[00kk+1], CB←NB								
						<i>MODEL2/3 (Maximum mode)</i> [SP-1]←CB, [SP-2]←PC(H), [SP-3]←PC(L), [SP-4]←SC, SP←SP-4, PC(L)←[00kk], PC(H)←[00kk+1], CB←NB								
RET		F8	<i>MODEL0/1, MODEL2/3 (Minimum mode)</i> PC(L)←[SP], PC(H)←[SP+1], SP←SP+2	3	1	---							161	
						<i>MODEL2/3 (Maximum mode)</i> PC(L)←[SP], PC(H)←[SP+1], CB←[SP+2], NB←CB, SP←SP+3								
RETE		F9	<i>MODEL0/1, MODEL2/3 (Minimum mode)</i> SC←[SP], PC(L)←[SP+1], PC(H)←[SP+2], SP←SP+3	4	1	↑↑↑↑↑↑↑↑↑↑↑↑							161	
						<i>MODEL2/3 (Maximum mode)</i> SC←[SP], PC(L)←[SP+1], PC(H)←[SP+2], CB←[SP+3], NB←CB, SP←SP+4								
RETS		FA	<i>MODEL0/1, MODEL2/3 (Minimum mode)</i> PC(L)←[SP], PC(H)←[SP+1], SP←SP+2, PC←PC+2	5	1	---							162	
						<i>MODEL2/3 (Maximum mode)</i> PC(L)←[SP], PC(H)←[SP+1], CB←[SP+2], NB←CB, SP←SP+3, PC←PC+2								

System Control Instructions

Mnemonic	Machine Code	Operation	Cycle	Byte	SC							Comment	Page	
					I1	I0	U	D	N	V	C	Z		
NOP	FF	No Operation	2	1	---	---	---	---	---	---	---	---	149	
HALT	CE,AE	HALT	3	2	---	---	---	---	---	---	---	---	106	
SLP	CE,AF	SLEEP	3	2	---	---	---	---	---	---	---	---	176	

4.4 Detailed Explanation of Instructions

Here we will explain each instruction individually.

This explanation will be given according to the following format.

View of the explanation

Mnemonic	Mnemonic meaning	Number of bus cycles																																																																				
ADC A, r	Add with carry r reg. to A reg. 2 cycles //																																																																					
Function explanation	Function $A \leftarrow A + r + C$ Adds the content of the r register (A/B) and carry (C) to the A register.	Mode Src: Register direct Dst: Register direct																																																																				
Object code	Code MSB LSB 0 0 0 0 1 0 0 r 08H/09H*	Example																																																																				
When multiple instructions are explained in one point, we will note such things as bits that change by instruction.	Flag * <table border="1"><tr><td>r</td><td>Mnemonic</td><td>Code</td></tr><tr><td>A 0</td><td>ADC A, A</td><td>08H</td></tr><tr><td>B 1</td><td>ADC A, B</td><td>09H</td></tr><tr><td>I1 I0 U D N V C Z</td><td></td><td></td></tr><tr><td>- - ★ ★ ♦ ♦ ♦ ♦</td><td></td><td></td></tr></table>	r	Mnemonic	Code	A 0	ADC A, A	08H	B 1	ADC A, B	09H	I1 I0 U D N V C Z			- - ★ ★ ♦ ♦ ♦ ♦			Notes the hexadecimal for instructions defined by codes																																																					
r	Mnemonic	Code																																																																				
A 0	ADC A, A	08H																																																																				
B 1	ADC A, B	09H																																																																				
I1 I0 U D N V C Z																																																																						
- - ★ ★ ♦ ♦ ♦ ♦																																																																						
		Addressing mode Src indicates the source and Dst indicates the destination																																																																				
		Instruction execution example																																																																				
		<table border="1"><thead><tr><th rowspan="2">A</th><th rowspan="2">B</th><th rowspan="2">C</th><th rowspan="2">A</th><th colspan="4">SC</th></tr><tr><th>N</th><th>V</th><th>C</th><th>Z</th></tr></thead><tbody><tr><td>18H</td><td>25H</td><td>0</td><td>3DH</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>18H</td><td>25H</td><td>1</td><td>3EH</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>30H</td><td>D0H</td><td>0</td><td>00H</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>30H</td><td>F0H</td><td>0</td><td>20H</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>30H</td><td>50H</td><td>0</td><td>80H</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>18</td><td>25</td><td>1</td><td>44</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>18</td><td>25</td><td>1</td><td>04</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></tbody></table>	A	B	C	A	SC				N	V	C	Z	18H	25H	0	3DH	0	0	0	0	18H	25H	1	3EH	0	0	0	0	30H	D0H	0	00H	0	0	1	1	30H	F0H	0	20H	0	0	1	0	30H	50H	0	80H	1	1	0	0	18	25	1	44	0	0	0	0	18	25	1	04	0	0	1	0
A	B	C					A	SC																																																														
			N	V	C	Z																																																																
18H	25H	0	3DH	0	0	0	0																																																															
18H	25H	1	3EH	0	0	0	0																																																															
30H	D0H	0	00H	0	0	1	1																																																															
30H	F0H	0	20H	0	0	1	0																																																															
30H	50H	0	80H	1	1	0	0																																																															
18	25	1	44	0	0	0	0																																																															
18	25	1	04	0	0	1	0																																																															
		Status of the flag following instruction execution – Does not change 0 Reset ↑ Set/reset by execution result ★ Decimal operation/ unpack operation enable																																																																				

The meaning of the symbols are the same as for the instruction list. See section "4.3.2 Symbol meanings".

We will use the below symbols when explaining multiple registers as aggregations.

r Data registers A/B, or A/B/L/H

ir Index registers IX/IY

rp 16-bit (pair) registers BA/HL or 16-bit registers (BA)/HL/IX/IY/(SP)

er New code bank register NB and expand page registers EP/XP/YP

cc1 Branch conditions C/NC/Z/NZ

cc2 Branch conditions LT/LE/GT/GE/V/NV/P/M/F0/F1/F2/F3/NF0/NF1/NF2/NF3

Instructions for which the number of bus cycles differ in the maximum mode and minimum mode are indicated with (MAX) and (MIN) for the number of cycles. MIN includes the MODEL0/1.

ADC A, [hhll] ////////////// Add with carry location [hhll] to A reg. //////////////// 4 cycles //**Function** $A \leftarrow A + [hhll] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the 16-bit absolute address hhll.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 0 1 1 0 1	0DH
l l	ll
h h	nh

Flag

I1	I0	U	D	N	V	C	Z
- - ★ ★ ↑ ↑ ↑ ↑							

Mode

Src: 16-bit absolute

Dst: Register direct

Example

A	[hhll]	C	A	Set Value				Result			
				SC				N	V	C	Z
18H	25H	0	3DH	0	0	0	0	0	0	0	0
18H	25H	1	3EH	0	0	0	0	0	0	0	0
30H	D0H	0	00H	0	0	0	1	1	1	1	1
30H	F0H	0	20H	0	0	0	1	0	0	0	0
30H	50H	0	80H	1	1	0	0	0	0	0	0
18	25	1	44	0	0	0	0	0	0	0	0
18	25	1	04	0	0	0	1	0	0	0	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADC A, [HL] ////////////// Add with carry location [HL] to A reg. //////////////// 2 cycles //**Function** $A \leftarrow A + [HL] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 0 1 0 1 1	0BH

Flag

I1	I0	U	D	N	V	C	Z
- - ★ ★ ↑ ↑ ↑ ↑							

Mode

Src: Register indirect

Dst: Register direct

Example

A	[HL]	C	A	Set Value				Result			
				SC				N	V	C	Z
18H	25H	0	3DH	0	0	0	0	0	0	0	0
18H	25H	1	3EH	0	0	0	0	0	0	0	0
30H	D0H	0	00H	0	0	0	1	1	1	1	1
30H	F0H	0	20H	0	0	0	1	0	0	0	0
30H	50H	0	80H	1	1	0	0	0	0	0	0
18	25	1	44	0	0	0	0	0	0	0	0
18	25	1	04	0	0	0	1	0	0	0	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADC A, [ir] ////////////// Add with carry location [ir reg.] to A reg. ////////////// 2 cycles //**Function** $A \leftarrow A + [ir] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the ir register (IX/IY).

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	0 0 0 0 1 1 1 ir	0EH/0FH*

*	ir	Mnemonic	Code
	IX 0	ADC A, [IX]	0EH
	IY 1	ADC A, [IY]	0FH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↑	↑	↑

Mode
Src: Register indirect
Dst: Register direct

Example

A	[ir]	C	A	Set Value		Result			
						SC			
				N	V	C	Z		
18H	25H	0	3DH	0	0	0	0		
18H	25H	1	3EH	0	0	0	0		
30H	D0H	0	00H	0	0	1	1		
30H	F0H	0	20H	0	0	1	0		
30H	50H	0	80H	1	1	0	0		
18	25	1	44	0	0	0	0		
18	25	1	04	0	0	1	0		

- D=0, U=0
- D=1, U=0
- D=1, U=1

ADC A, [ir+dd] ////////////// Add with carry location [ir reg. + dd] to A reg. ////////////// 4 cycles //**Function** $A \leftarrow A + [ir+dd] + C$

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	0 0 0 0 1 0 0 ir	08H/09H*
	d d	dd

*	ir	Mnemonic	Code
	IX 0	ADC A, [IX+dd]	08H
	IY 1	ADC A, [IY+dd]	09H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↑	↑	↑

Mode
Src: Register indirect with displacement
Dst: Register direct

Example

A	[ir+dd]	C	A	Set Value		Result			
						SC			
				N	V	C	Z		
18H	25H	0	3DH	0	0	0	0		
18H	25H	1	3EH	0	0	0	0		
30H	D0H	0	00H	0	0	1	1		
30H	F0H	0	20H	0	0	1	0		
30H	50H	0	80H	1	1	0	0		
18	25	1	44	0	0	0	0		
18	25	1	04	0	0	1	0		

- D=0, U=0
- D=1, U=0
- D=1, U=1

ADC A, [ir+L] ////////////// Add with carry location [ir reg. + L] to A reg. ////////////// 4 cycles //**Function A $\leftarrow A + [ir+L] + C$**

Adds the content of the data memory and the carry (C) to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	0 0 0 0 1 0 1 ir	0AH/0BH*	

*	ir	Mnemonic	Code
	IX 0	ADC A, [IX+L]	0AH
	IY 1	ADC A, [IY+L]	0BH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↓	↓	↑

Mode Src: Register indirect with index register
Dst: Register direct

Example	Set Value			Result				
	A	[ir+L]	C	A	SC			
					N	V	C	Z
• D=0, U=0	18H	25H	0	3DH	0	0	0	0
	18H	25H	1	3EH	0	0	0	0
	30H	D0H	0	00H	0	0	1	1
	30H	F0H	0	20H	0	0	1	0
	30H	50H	0	80H	1	1	0	0
• D=1, U=0	18	25	1	44	0	0	0	0
• D=1, U=1	18	25	1	04	0	0	1	0

ADC [HL], A ////////////// Add with carry A reg. to location [HL] ////////////// 4 cycles //**Function [HL] $\leftarrow [HL] + A + C$**

Adds the content of the A register and the carry (C) to the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	0 0 0 0 1 1 0 0	0CH	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↓	↓	↑

Mode Src: Register direct
Dst: Register indirect

Example	Set Value			Result				
	[HL]	A	C	[HL]	SC			
					N	V	C	Z
• D=0, U=0	18H	25H	0	3DH	0	0	0	0
	18H	25H	1	3EH	0	0	0	0
	30H	D0H	0	00H	0	0	1	1
	30H	F0H	0	20H	0	0	1	0
	30H	50H	0	80H	1	1	0	0
• D=1, U=0	18	25	1	44	0	0	0	0
• D=1, U=1	18	25	1	04	0	0	1	0

ADC [HL], #nn ////////////// Add with carry immediate data nn to location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] + nn + C$

Adds the 8-bit immediate data nn and the carry (C) to the data memory that has been address specified by the HL register.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 0 0	1 1 0 1
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	C	[HL]	Set Value		Result			
				SC		N	V	C	Z
18H	25H	0	3DH	0	0	0	0	0	0
18H	25H	1	3EH	0	0	0	0	0	0
30H	D0H	0	00H	0	0	1	1	1	1
30H	F0H	0	20H	0	0	1	0	0	0
30H	50H	0	80H	1	1	0	0	0	0
18	25	1	44	0	0	0	0	0	0
18	25	1	04	0	0	1	0	0	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADC [HL], [ir] ////////////// Add with carry location [ir reg.] to location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] + [ir] + C$

Adds the content of the data memory that has been address specified by the ir register (IX/IY) and the carry (C) to the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 0 0	1 1 1 ir

ir	Mnemonic	Code
IX 0	ADC [HL], [IX]	0EH
IY 1	ADC [HL], [IY]	0FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register indirect

Example

[HL]	[ir]	C	[HL]	Set Value		Result			
				SC		N	V	C	Z
18H	25H	0	3DH	0	0	0	0	0	0
18H	25H	1	3EH	0	0	0	0	0	0
30H	D0H	0	00H	0	0	1	1	1	1
30H	F0H	0	20H	0	0	1	0	0	0
30H	50H	0	80H	1	1	0	0	0	0
18	25	1	44	0	0	0	0	0	0
18	25	1	04	0	0	1	0	0	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADC BA, rp ////////////// Add with carry rp reg. to BA reg. //////////////////// 4 cycles //**Function** $BA \leftarrow BA + rp + C$

Adds the content of the rp register (BA/HL/IX/IY) and the carry (C) to the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 0 0 0 0 1 rp	04H–07H*

*

rp	Mnemonic	Code
BA 00	ADC BA, BA	04H
HL 01	ADC BA, HL	05H
IX 10	ADC BA, IX	06H
IY 11	ADC BA, IY	07H

Flag

I1	I0	U	D	N	V	C	Z
—	—	—	—	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

BA	rp	C	BA	Set Value				Result			
				SC				N	V	C	Z
				B	A	C					
1380H	3546H	0	48C6H	0	0	0	0	0	0	0	0
1380H	3546H	1	48C7H	0	0	0	0	0	0	0	0
1380H	EC80H	0	0000H	0	0	1	1	1	1	0	0
5218H	4174H	0	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	1	166DH	0	0	1	0	0	0	1	0

(rp≠BA)

ADC BA, #mmnn ////////////// Add with carry immediate data mmnn to BA reg. //////////////////// 4 cycles //**Function** $BA \leftarrow BA + mmnn + C$

Adds the 16-bit immediate data mmnn and the carry (C) to the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 1 0 0 0 0 0	60H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
—	—	—	—	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

BA	mmnn	C	BA	Set Value				Result			
				SC				N	V	C	Z
				B	A	C					
1380H	3546H	0	48C6H	0	0	0	0	0	0	0	0
1380H	3546H	1	48C7H	0	0	0	0	0	0	0	0
1380H	EC80H	0	0000H	0	0	1	1	1	1	0	0
5218H	4174H	0	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	1	166DH	0	0	1	0	0	0	1	0

ADC HL, rp // Add with carry rp reg. to HL reg. // 4 cycles //**Function** $HL \leftarrow HL + rp + C$

Adds the content of the rp register (BA/HL/IX/IY) and the carry (C) to the HL register.

Code

	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	0 0 1 0 0 1 rp	24H-27H*	

*

rp	Mnemonic	Code
BA 00	ADC HL, BA	24H
HL 01	ADC HL, HL	25H
IX 10	ADC HL, IX	26H
IY 11	ADC HL, IY	27H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

HL	rp	C	HL	Set Value				Result			
				SC				N	V	C	Z
1380H	3546H	0	48C6H	0	0	0	0	0	0	0	0
1380H	3546H	1	48C7H	0	0	0	0	0	0	0	0
1380H	EC80H	0	0000H	0	0	1	1	1	1	1	1
5218H	4174H	0	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	1	166DH	0	0	1	0	0	1	0	0

(rp ≠ HL)

ADC HL, #mmnn // Add with carry immediate data mmnn to HL reg. // 4 cycles //**Function** $HL \leftarrow HL + mmnn + C$

Adds the 16-bit immediate data mmnn and the carry (C) to the HL register.

Code

	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	0 1 1 0 0 0 0 1	61H	
	n n nn		
	m m mm		

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

HL	mmnn	C	HL	Set Value				Result			
				SC				N	V	C	Z
1380H	3546H	0	48C6H	0	0	0	0	0	0	0	0
1380H	3546H	1	48C7H	0	0	0	0	0	0	0	0
1380H	EC80H	0	0000H	0	0	1	1	1	1	1	1
5218H	4174H	0	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	1	166DH	0	0	1	0	0	1	0	0

ADD A, r ////////////// Add r reg. to A reg. //////////////////// 2 cycles //**Function** $A \leftarrow A + r$

Adds the content of the r register (A/B) to the A register.

Code MSB LSB

0	0	0	0	0	0	0	r	00H/01H*
---	---	---	---	---	---	---	---	----------

*	r	Mnemonic	Code
A	0	ADD A, A	00H
B	1	ADD A, B	01H

Flag I1 I0 U D N V C Z

-	-	★	★	↑	↑	↑	↑	↑
---	---	---	---	---	---	---	---	---

Mode

Src: Register direct

Dst: Register direct

Example

A	B	A	Set Value				Result			
			SC		N	V	C	Z		
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1				
30H	F0H	20H	0	0	1	0				
30H	50H	80H	1	1	0	0				
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0				

- $D=0, U=0$
- $D=1, U=0$
- $D=1, U=1$

ADD A, #nn ////////////// Add immediate data nn to A reg. //////////////////// 2 cycles //**Function** $A \leftarrow A + nn$

Adds 8-bit immediate data nn to the A register.

Code MSB LSB

0	0	0	0	0	0	1	0	02H
n n								nn

Flag I1 I0 U D N V C Z

-	-	★	★	↑	↑	↑	↑	↑
---	---	---	---	---	---	---	---	---

Mode

Src: Immediate data

Dst: Register direct

Example

A	nn	A	Set Value				Result			
			SC		N	V	C	Z		
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1				
30H	F0H	20H	0	0	1	0				
30H	50H	80H	1	1	0	0				
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0				

- $D=0, U=0$
- $D=1, U=0$
- $D=1, U=1$

ADD A, [BR:lI] ////////////// Add location [BR:lI] to A reg. //////////////////// 3 cycles //**Function** $A \leftarrow A + [\text{BR}:lI]$

Adds the content of the data memory to the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB LSB

0	0	0	0	0	1	0	0	04H
l l								ll

Flag I1 I0 U D N V C Z

-	-	★	★	↑	↑	↑	↑	↑
---	---	---	---	---	---	---	---	---

Mode

Src: 8-bit absolute

Dst: Register direct

Example

A	[BR:lI]	A	Set Value				Result			
			SC		N	V	C	Z		
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1				
30H	F0H	20H	0	0	1	0				
30H	50H	80H	1	1	0	0				
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0				

- $D=0, U=0$
- $D=1, U=0$
- $D=1, U=1$

ADD A, [hhll] ////////////// Add location [hhll] to A reg. //////////////////// 4 cycles //**Function A $\leftarrow A + [hhll]$**

Adds the content of the data memory that has been address specified by the 16-bit absolute address $hhll$ to the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 0 0 1 0 1	05H
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
- - ★	★	↑	↑	↑	↑	↑	↑

Mode

Src: 16-bit absolute

Dst: Register direct

Example

A	[hhll]	A	Set Value				Result			
			SC				N V C Z			
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1	0	0	1	1
30H	F0H	20H	0	0	1	0	0	0	1	0
30H	50H	80H	1	1	0	0	1	1	0	0
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0	0	0	1	0

- D=0, U=0

- D=1, U=0

- D=1, U=1

ADD A, [HL] ////////////// Add location [HL] to A reg. //////////////////// 2 cycles //**Function A $\leftarrow A + [HL]$**

Adds the content of the data memory that has been address specified by the HL register to the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 0 0 0 1 1	03H

Flag

I1	I0	U	D	N	V	C	Z
- - ★	★	↑	↑	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[HL]	A	Set Value				Result			
			SC				N V C Z			
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1	0	0	1	1
30H	F0H	20H	0	0	1	0	0	0	1	0
30H	50H	80H	1	1	0	0	1	1	0	0
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0	0	0	1	0

- D=0, U=0

- D=1, U=0

- D=1, U=1

ADD A, [ir] ////////////// Add location [ir reg.] to A reg. //////////////////// 2 cycles //**Function A $\leftarrow A + [ir]$**

Adds the content of the data memory that has been address specified by the ir register (IX/IY) to the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 0 0 1 1 ir	06H/07H*

ir	Mnemonic	Code
IX 0	ADD A, [IX]	06H
IY 1	ADD A, [IY]	07H

Flag

I1	I0	U	D	N	V	C	Z
- - ★	★	↑	↑	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[ir]	A	Set Value				Result			
			SC				N V C Z			
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1	0	0	1	1
30H	F0H	20H	0	0	1	0	0	0	1	0
30H	50H	80H	1	1	0	0	1	1	0	0
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0	0	0	1	0

- D=0, U=0

- D=1, U=0

- D=1, U=1

ADD A, [ir+dd] ////////////// Add location [ir reg. + dd] to A reg. ////////////// 4 cycles //**Function A $\leftarrow A + [ir+dd]$**

Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB																	
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table> CEH		1	1	0	0	1	1	1	0								
1	1	0	0	1	1	1	0											
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>ir</td></tr> </table> 00H/01H*		0	0	0	0	0	0	0	ir								
0	0	0	0	0	0	0	ir											
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>d</td><td>d</td></tr> </table> dd		d	d														
d	d																	
*	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><th>ir</th><th>Mnemonic</th><th>Code</th></tr> <tr><td>IX 0</td><td>ADD A, [IX+dd]</td><td>00H</td></tr> <tr><td>IY 1</td><td>ADD A, [IY+dd]</td><td>01H</td></tr> </table>		ir	Mnemonic	Code	IX 0	ADD A, [IX+dd]	00H	IY 1	ADD A, [IY+dd]	01H							
ir	Mnemonic	Code																
IX 0	ADD A, [IX+dd]	00H																
IY 1	ADD A, [IY+dd]	01H																
Flag	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>I1</td><td>I0</td><td>U</td><td>D</td><td>N</td><td>V</td><td>C</td><td>Z</td></tr> <tr><td>-</td><td>-</td><td>★</td><td>★</td><td>↑</td><td>↑</td><td>↑</td><td>↑</td></tr> </table>		I1	I0	U	D	N	V	C	Z	-	-	★	★	↑	↑	↑	↑
I1	I0	U	D	N	V	C	Z											
-	-	★	★	↑	↑	↑	↑											

Mode Src: Register indirect with displacement
Dst: Register direct

Example	Set Value		Result				
	A	[ir+dd]	A	SC			
• D=0, U=0				N	V	C	Z
18H	25H	3DH	0	0	0	0	
30H	D0H	00H	0	0	1	1	
30H	F0H	20H	0	0	1	0	
• D=1, U=0	30H	50H	80H	1	1	0	0
	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

ADD A, [ir+L] ////////////// Add location [ir reg. + L] to A reg. ////////////// 4 cycles //**Function A $\leftarrow A + [ir+L]$**

Adds the content of the data memory to the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB																	
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table> CEH		1	1	0	0	1	1	1	0								
1	1	0	0	1	1	1	0											
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>ir</td></tr> </table> 02H/03H*		0	0	0	0	0	0	1	ir								
0	0	0	0	0	0	1	ir											
*	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><th>ir</th><th>Mnemonic</th><th>Code</th></tr> <tr><td>IX 0</td><td>ADD A, [IX+L]</td><td>02H</td></tr> <tr><td>IY 1</td><td>ADD A, [IY+L]</td><td>03H</td></tr> </table>		ir	Mnemonic	Code	IX 0	ADD A, [IX+L]	02H	IY 1	ADD A, [IY+L]	03H							
ir	Mnemonic	Code																
IX 0	ADD A, [IX+L]	02H																
IY 1	ADD A, [IY+L]	03H																
Flag	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>I1</td><td>I0</td><td>U</td><td>D</td><td>N</td><td>V</td><td>C</td><td>Z</td></tr> <tr><td>-</td><td>-</td><td>★</td><td>★</td><td>↑</td><td>↑</td><td>↑</td><td>↑</td></tr> </table>		I1	I0	U	D	N	V	C	Z	-	-	★	★	↑	↑	↑	↑
I1	I0	U	D	N	V	C	Z											
-	-	★	★	↑	↑	↑	↑											

Mode Src: Register indirect with index register
Dst: Register direct

Example	Set Value		Result				
	A	[ir+L]	A	SC			
• D=0, U=0				N	V	C	Z
18H	25H	3DH	0	0	0	0	
30H	D0H	00H	0	0	1	1	
30H	F0H	20H	0	0	1	0	
• D=1, U=0	30H	50H	80H	1	1	0	0
	18	24	42	0	0	0	0
• D=1, U=1	18	24	02	0	0	1	0

ADD [HL], A // Add A reg. to location [HL] // 4 cycles //**Function** $[HL] \leftarrow [HL] + A$

Adds the content of the A register to the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 0 0 1 0 0	04H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	[HL]	Set Value				Result			
			SC				C			
			N	V	C	Z	N	V	C	Z
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1	0	0	1	1
30H	F0H	20H	0	0	1	0	0	0	1	0
30H	50H	80H	1	1	0	0	1	1	0	0
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0	0	0	1	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADD [HL], #nn // Add immediate data nn to location [HL] // 5 cycles //**Function** $[HL] \leftarrow [HL] + nn$

Adds the 8-bit immediate data nn to the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 0 0 1 0 1	05H
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	[HL]	Set Value				Result			
			SC				C			
			N	V	C	Z	N	V	C	Z
18H	25H	3DH	0	0	0	0	0	0	0	0
30H	D0H	00H	0	0	1	1	0	0	1	1
30H	F0H	20H	0	0	1	0	0	0	1	0
30H	50H	80H	1	1	0	0	1	1	0	0
18	24	42	0	0	0	0	0	0	0	0
18	24	02	0	0	1	0	0	0	1	0

• D=0, U=0

• D=1, U=0

• D=1, U=1

ADD [HL], [ir] ////////////// Add location [ir reg.] to location [HL] //////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] + [ir]$

Adds the content of the data memory that has been address specified by the ir register (IX/IY) to the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code	MSB	LSB								
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </table>	1	1	0	0	1	1	1	0	CEH
1	1	0	0	1	1	1	0			
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>ir</td></tr> </table>	0	0	0	0	0	1	1	ir	06H/07H*
0	0	0	0	0	1	1	ir			

*	ir	Mnemonic	Code
	IX 0	ADD [HL], [IX]	06H
	IY 1	ADD [HL], [IY]	07H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↑	↑	↑

Mode Src: Register indirect
Dst: Register indirect**Example**

• D=0, U=0	Set Value		Result			
	[HL]	[ir]	[HL]	SC		
				N	V	C
	18H	25H	3DH	0	0	0
	30H	D0H	00H	0	0	1
	30H	F0H	20H	0	0	1
	30H	50H	80H	1	1	0
• D=1, U=0	18	24	42	0	0	0
• D=1, U=1	18	24	02	0	0	1
				0	0	0

ADD BA, rp ////////////// Add rp reg. to BA reg. //////////////// 4 cycles //**Function** $BA \leftarrow BA + rp$

Adds the content of the rp register (BA/HL/IX/IY) to the BA register.

Code	MSB	LSB								
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	1	1	0	0	1	1	1	1	CFH
1	1	0	0	1	1	1	1			
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>rp</td></tr> </table>	0	0	0	0	0	0	rp	00H-03H*	
0	0	0	0	0	0	rp				

*	rp	Mnemonic	Code
	BA 00	ADD BA, BA	00H
	HL 01	ADD BA, HL	01H
	IX 10	ADD BA, IX	02H
	IY 11	ADD BA, IY	03H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode Src: Register direct
Dst: Register direct**Example**

BA	rp	BA	Result			
			SC			
			N	V	C	Z
1380H	3546H	48C6H	0	0	0	0
1380H	EC80H	0000H	0	0	1	1
5218H	4174H	938CH	1	1	0	0
5342H	C32AH	166CH	0	0	1	0

(rp≠BA)

ADD IX, rp ////////////// Add rp reg. to IX reg. //////////////////// 4 cycles //**Function** $IX \leftarrow IX + rp$

Adds the content of the rp register (BA/HL) to the IX register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	0 1 0 0 0 0 0 rp	40H/41H*	
*	rp	Mnemonic	Code
	BA 0	ADD IX, BA	40H
	HL 1	ADD IX, HL	41H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	↓	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

IX	rp	IX	Set Value				Result			
			SC		N	V	C	Z		
1380H	3546H	48C6H	0	0	0	0	0	0	0	0
1380H	EC80H	0000H	0	0	1	1	0	0	1	1
5218H	4174H	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	166CH	0	0	1	0	0	0	1	0

ADD IX, #mmnn ////////////// Add immediate data mmnn to IX reg. //////////////////// 3 cycles //**Function** $IX \leftarrow IX + mmnn$

Adds the 16-bit immediate data mmnn to the IX register.

Code	MSB	LSB	
	1 1 0 0 0 0 0 1 0	C2H	
	n n	nn	
	m m	mm	
*	mm	nn	
	3546H	48C6H	
	EC80H	0000H	
	4174H	938CH	
	C32AH	166CH	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	↓	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IX	mmnn	IX	Set Value				Result			
			SC		N	V	C	Z		
1380H	3546H	48C6H	0	0	0	0	0	0	0	0
1380H	EC80H	0000H	0	0	1	1	0	0	1	1
5218H	4174H	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	166CH	0	0	1	0	0	0	1	0

ADD IY, rp ////////////// Add rp reg. to IY reg. //////////////////// 4 cycles //**Function** $IY \leftarrow IY + rp$

Adds the content of the rp register (BA/HL) to the IY register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	0 1 0 0 0 0 0 1 rp	42H/43H*	
*	rp	Mnemonic	Code
	BA 0	ADD IY, BA	42H
	HL 1	ADD IY, HL	43H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	↓	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

IY	rp	IY	Set Value				Result			
			SC		N	V	C	Z		
1380H	3546H	48C6H	0	0	0	0	0	0	0	0
1380H	EC80H	0000H	0	0	1	1	0	0	1	1
5218H	4174H	938CH	1	1	0	0	0	0	0	0
5342H	C32AH	166CH	0	0	1	0	0	0	1	0

ADD IY, #mmnn // Add immediate data mmnn to IY reg. // 3 cycles //**Function** $IY \leftarrow IY + mmnn$

Adds the 16-bit immediate data mmnn to the IY register.

Code

MSB	LSB
1 1 0 0 0 0 1 1	C3H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IY	mmnn	IY	Result			
			SC			
N	V	C	Z			
1380H	3546H	48C6H	0	0	0	0
1380H	EC80H	0000H	0	0	1	1
5218H	4174H	938CH	1	1	0	0
5342H	C32AH	166CH	0	0	1	0

ADD SP, rp // Add rp reg. to SP // 4 cycles //**Function** $SP \leftarrow SP + rp$

Adds the content of the rp register (BA HL) to the stack pointer (SP).

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 0 0 0 1 0 rp	44H/45H*

*

rp	Mnemonic	Code
BA	ADD SP, BA	44H
HL	ADD SP, HL	45H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

SP	rp	SP	Result			
			SC			
N	V	C	Z			
1380H	3546H	48C6H	0	0	0	0
1380H	EC80H	0000H	0	0	1	1
5218H	4174H	938CH	1	1	0	0
5342H	C32AH	166CH	0	0	1	0

ADD SP, #mmnn // Add immediate data mmnn to SP // 4 cycles //**Function** $SP \leftarrow SP + mmnn$

Adds the 16-bit immediate data mmnn to the stack pointer (SP).

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 1 0 1 0 0 0	68H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

SP	mmnn	SP	Result			
			SC			
N	V	C	Z			
1380H	3546H	48C6H	0	0	0	0
1380H	EC80H	0000H	0	0	1	1
5218H	4174H	938CH	1	1	0	0
5342H	C32AH	166CH	0	0	1	0

AND A, [hhll] ////////////// Logical AND of location [hhll] and A reg. ////////////// 4 cycles //**Function A $\leftarrow A \wedge [hhll]$**

Takes a logical product of the content of the data memory that has been address specified by the 16-bit absolute address $hhll$ and the content of the A register and stores the result in the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 0 1 0 1	25H
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: 16-bit absolute

Dst: Register direct

Example

Set Value		Result				
A	[hhll]	A	SC			
			N	V	C	Z
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND A, [HL] ////////////// Logical AND of location [HL] and A reg. ////////////// 2 cycles //**Function A $\leftarrow A \wedge [HL]$**

Takes a logical product of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 0 0 1 1	23H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result				
A	[HL]	A	SC			
			N	V	C	Z
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND A, [ir] ////////////// Logical AND of location [ir reg.] and A reg. ////////////// 2 cycles //**Function A $\leftarrow A \wedge [ir]$**

Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 0 1 1 ir	26H/27H*

ir	Mnemonic	Code
IX 0	AND A, [IX]	26H
IY 1	AND A, [IY]	27H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	-	↓

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result				
A	[ir]	A	SC			
			N	V	C	Z
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND A, [ir+dd] // Logical AND of location [ir reg. + dd] and A reg. // 4 cycles //**Function** $A \leftarrow A \wedge [ir+dd]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	0	1	0	0	0	0	ir	20H/21H*
		d	d					dd

*

ir	Mnemonic	Code
IX 0	AND A, [IX+dd]	20H
IY 1	AND A, [IY+dd]	21H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	-	↑

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

A	[ir+dd]	A	Set Value				Result			
							SC			
			N	V	C	Z	N	V	C	Z
3BH	61H	21H	0	-	-	0				
5AH	A5H	00H	0	-	-	1				
D6H	93H	92H	1	-	-	0				

AND A, [ir+L] // Logical AND location [ir reg. + L] and A reg. // 4 cycles //**Function** $A \leftarrow A \wedge [ir+L]$

Takes a logical product of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	0	1	0	0	0	1	ir	22H/23H*

*

ir	Mnemonic	Code
IX 0	AND A, [IX+L]	22H
IY 1	AND A, [IY+L]	23H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect with index register
Dst: Register direct

Example

A	[ir+L]	A	Set Value				Result			
							SC			
			N	V	C	Z	N	V	C	Z
3BH	61H	21H	0	-	-	0				
5AH	A5H	00H	0	-	-	1				
D6H	93H	92H	1	-	-	0				

AND B, #nn ////////////// Logical AND of immediate data nn and B reg. ////////////// 3 cycles //**Function** $B \leftarrow B \wedge nn$

Takes a logical product of the 8-bit immediate data nn and the content of the B register and stores the result in the B register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 0 0 0 0	B0H	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Immediate data
Dst: Register direct

Example

B	nn	B	Result			
			SC			
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND L, #nn ////////////// Logical AND of immediate data nn and L reg. ////////////// 3 cycles //**Function** $L \leftarrow L \wedge nn$

Takes a logical product of the 8-bit immediate data nn and the content of the L register and stores the result in the L register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 0 0 0 1	B1H	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Immediate data
Dst: Register direct

Example

L	nn	L	Result			
			SC			
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND H, #nn ////////////// Logical AND of immediate data nn and H reg. ////////////// 3 cycles //**Function** $H \leftarrow H \wedge nn$

Takes a logical product of the 8-bit immediate data nn and the content of the H register and stores the result in the H register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 0 0 1 0	B2H	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Immediate data
Dst: Register direct

Example

H	nn	H	Result			
			SC			
3BH	61H	21H	0	-	-	0
5AH	A5H	00H	0	-	-	1
D6H	93H	92H	1	-	-	0

AND SC, #nn ////////////// Logical AND of immediate data nn and SC //////////////////// 3 cycles //**Function** $SC \leftarrow SC \wedge nn$

Takes a logical product of the 8-bit immediate data nn and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).

Code

MSB	LSB
1 0 0 1 1 1 0 0	9CH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
↓	↓	↓	↓	↓	↓	↓	↓

Mode

Src: Immediate data

Dst: Register direct

Example

SC	nn	Set Value								Result							
		SC								I1	I0	U	D	N	V	C	Z
3BH	61H	0	0	1	0	0	0	0	0	1							
5AH	A5H	0	0	0	0	0	0	0	0	0							
D6H	93H	1	0	0	1	0	0	0	1	0							

AND [BR:lI], #nn // Logical AND of immediate data nn and location [BR:lI] ////////////////// 5 cycles //**Function** $[BR:lI] \leftarrow [BR:lI] \wedge nn$

Takes a logical product of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 1 1 1 0 0	D8H
l l	ll
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: 8-bit absolute

Example

[BR:lI]	nn	[BR:lI]	Set Value								Result							
			SC								N	V	C	Z				
3BH	61H	21H	0	-	-	-	-	-	-	-	0							
5AH	A5H	00H	0	-	-	-	-	-	-	-	1							
D6H	93H	92H	1	-	-	-	-	-	-	-	0							

AND [HL], A ////////////// Logical AND of A reg. and location [HL] //////////////////// 4 cycles //**Function** $[HL] \leftarrow [HL] \wedge A$

Takes a logical product of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 0 0 0 1 0	24H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	[HL]	Set Value								Result							
			SC								N	V	C	Z				
3BH	61H	21H	0	-	-	-	-	-	-	-	0							
5AH	A5H	00H	0	-	-	-	-	-	-	-	1							
D6H	93H	92H	1	-	-	-	-	-	-	-	0							

AND [HL], #nn ////////////// Logical AND of immediate data nn and location [HL] //////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] \wedge nn$

Takes a logical product of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 1 0	0 1 0 1
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	- -	↑				

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	[HL]	Set Value				Result			
			SC				N	V	C	Z
3BH	61H	21H	0	-	-	0				
5AH	A5H	00H	0	-	-	1				
D6H	93H	92H	1	-	-	0				

AND [HL], [ir] ////////////// Logical AND of location [ir reg.] to location [HL] //////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] \wedge [ir]$

Takes a logical product of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 1 0	0 1 1 ir

*	ir	Mnemonic	Code
IX	0	AND [HL], [IX]	26H
IY	1	AND [HL], [IY]	27H

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	- -	↑				

Mode

Src: Register indirect

Dst: Register indirect

Example

[HL]	[ir]	[HL]	Set Value				Result			
			SC				N	V	C	Z
3BH	61H	21H	0	-	-	0				
5AH	A5H	00H	0	-	-	1				
D6H	93H	92H	1	-	-	0				

BIT A, B ||||||| Test bit of A reg. with B reg. ||||||| 2 cycles |||

Function A \wedge B

Takes a logical product of the content of the B register and the content of the A register and checks the bits of the A register.

The flags (N/Z) change depending on the said result, but the content of the register is not changed.

<i>Code</i>	MSB	LSB
	1 0 0 1 0 1 0 0	94H

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	-	↑↓

Model

Src: Register direct
Dst: Register direct

Example

Set Value		Result				
A	B	A	SC			
			N	V	C	Z
3BH	61H	3BH	0	-	-	0
5AH	A5H	5AH	0	-	-	1
D6H	93H	D6H	1	-	-	0

BIT A, #nn ||||||| Test bit of A reg. with immediate data nn ||||||| 2 cycles |||

Function A \wedge nn

Takes a logical product of the 8-bit immediate data nn and the content of the A register and checks the bits of the A register.

The flags (N/Z) change depending on the said result, but the content of the register is not changed.

<i>Code</i>	MSB	LSB
	1 0 0 1 0 1 1 0	96H

n n nn

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	—	—	—	—	↑↓	—	—	↑↓

Mode Src: Immediate data
Dst: Register direct

Example

Set Value		Result					
A	nn	A	SC				Z
			N	V	C		
3BH	61H	3BH	0	—	—	—	0
5AH	A5H	5AH	0	—	—	—	1
D6H	93H	D6H	1	—	—	—	0

BIT B, #nn ||||||| Test bit of B reg. with immediate data nn ||||||| 2 cycles |||

Function B \wedge nn

Takes a logical product of the 8-bit immediate data nn and the content of the B register and checks the bits of the B register.

The flags (N/Z) change depending on the said result, but the content of the register is not changed.

<i>Code</i>	MSB	LSB
	1 0 0 1 0 1 1 1	97H

n n nn

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	-	↑↓

Mode Src: Immediate data
Dst: Register direct

Example

Set Value		Result				
B	nn	B	SC			
			N	V	C	Z
3BH	61H	3BH	0	—	—	0
5AH	A5H	5AH	0	—	—	1
D6H	93H	D6H	1	—	—	0

BIT [BR:l], #nn // Test bit of location [BR:l] with immediate data nn // 4 cycles //**Function [BR:l] ^ nn**

Takes a logical product of the 8-bit immediate data nn and the content of the data memory and checks the bits of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The flags (N/Z) change depending on the said result, but the content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	1	1	1	0	0	DCH
			l	l				ll
			n	n				nn

I1	I0	U	D	N	V	C	Z	
-	-	-	-	↑	-	-	↑	

Flag**Mode**

Src: Immediate data

Dst: 8-bit absolute

Example

[BR:l]	nn	[BR:l]	Set Value		Result			
			SC					
			N	V	C	Z		
3BH	61H	3BH	0	-	-	0		
5AH	A5H	5AH	0	-	-	1		
D6H	93H	D6H	1	-	-	0		

BIT [HL], #nn // Test bit of location [HL] with immediate data nn // 3 cycles //**Function [HL] ^ nn**

Takes a logical product of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and checks the bits of the data memory. The flags (N/Z) change depending on the said result, but the content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	0	0	1	0	1	0	1	95H
				n	n			nn

I1	I0	U	D	N	V	C	Z	
-	-	-	-	↑	-	-	↑	

Flag**Mode**

Src: Register direct

Dst: Register indirect

Example

[HL]	nn	[HL]	Set Value		Result			
			SC					
			N	V	C	Z		
3BH	61H	3BH	0	-	-	0		
5AH	A5H	5AH	0	-	-	1		
D6H	93H	D6H	1	-	-	0		

CALL [hhll] // Call subroutine at location [hhll] // 7(MIN)/8(MAX) cycles //**Function <MODEL0/1>**

$[SP-1] \leftarrow PC(H)$, $[SP-2] \leftarrow PC(L)$,
 $SP \leftarrow SP-2$,
 $PC(L) \leftarrow [hhll]$, $PC(H) \leftarrow [hhll+1]$

<MODEL2/3, Minimum mode>

$[SP-1] \leftarrow PC(H)$, $[SP-2] \leftarrow PC(L)$,
 $SP \leftarrow SP-2$, $PC(L) \leftarrow [hhll]$,
 $PC(H) \leftarrow [hhll+1]$, $CB \leftarrow NB$

<MODEL2/3, Maximum mode>

$[SP-1] \leftarrow CB$, $[SP-2] \leftarrow PC(H)$,
 $[SP-3] \leftarrow PC(L)$, $SP \leftarrow SP-3$,
 $PC(L) \leftarrow [hhll]$, $PC(H) \leftarrow [hhll+1]$,
 $CB \leftarrow NB$

After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. As the branch destination address (top address of the subroutine), the content of the data memory specified by the 16-bit absolute address $hhll$ becomes the lower byte and the content of the following address becomes the upper byte.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The content of the EP register becomes the page address of the data memory.

Code

MSB	LSB
1 1 1 1 1 0 1 1	FBH
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode 16-bit indirect

Example When NB = 02H in the MODEL2/3, it executes the "CALL [2000H]" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)	EP	M(032000H)	SP
Before execution	02H	01H	9000H	03H	ABCDH	0000H
After execution	02H	02H	ABCDH	03H	ABCDH	FFF0H

In the above example it branches to the physical address 012BCDH.

Since there is no EP in the MODEL0/1, the content of M(2000H) is transferred to the PC and if the content of M(2000H) is ABCDH, since there are also no NB and CB, it branches to the physical address ABCDH.

Stack content after execution**(1) MODEL2/3 (maximum mode)**

00FFFFDH	03H (PC(L))
00FFFEH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFFEH	03H (PC(L))
00FFFFH	90H (PC(H))

CARL qqrr ////////////// Call subroutine at relative location qqrr ////////// 5(MIN)/6(MAX) cycles //

Function	<MODEL0/1> $[\text{SP-1}] \leftarrow \text{PC(H)}, [\text{SP-2}] \leftarrow \text{PC(L)}$, $\text{SP} \leftarrow \text{SP-2}, \text{PC} \leftarrow \text{PC} + \text{qqrr} + 2$ <MODEL2/3, Minimum mode> $[\text{SP-1}] \leftarrow \text{PC(H)}, [\text{SP-2}] \leftarrow \text{PC(L)}$, $\text{SP} \leftarrow \text{SP-2}, \text{PC} \leftarrow \text{PC} + \text{qqrr} + 2, \text{CB} \leftarrow \text{NB}$ <MODEL2/3, Maximum mode> $[\text{SP-1}] \leftarrow \text{CB}, [\text{SP-2}] \leftarrow \text{PC(H)}$, $[\text{SP-3}] \leftarrow \text{PC(L)}, \text{SP} \leftarrow \text{SP-3}$, $\text{PC} \leftarrow \text{PC} + \text{qqrr} + 2, \text{CB} \leftarrow \text{NB}$
-----------------	---

After evacuation of the top address +3 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 16-bit relative address qqrr (-32768 to 32767) to the top address +2 of this instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code	MSB	LSB
	1 1 1 1 0 0 1 0	F2H
	r r	rr
	q q	qq
Flag	I1 I0 U D N V C Z	
	- - - - - - - -	

Mode Signed 16-bit PC relative

Example When NB = 02H in the MODEL2/3, it executes the "CARL \$+2000H" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
			↓ 9002H+(2000H-2)	
After execution	02H	02H	B000H	FFFDH

In the above example it branches to the physical address 013000H.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address B000H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	03H (PC(L))
00FFEIH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFEIH	03H (PC(L))
00FFFFH	90H (PC(H))

CARL cc1, qgrr |||| Call subroutine at relative location qgrr if condition cc1 is true |||||||

Function <MODEL0/1>
 If cc1 is true
 then CARL qqrr
 else PC \leftarrow PC+3

```
<MODEL2/3>
If cc1 is true
  then CARL qqrr
else PC←PC+3, NB←CB
```

When the condition cc1 has been established, the CPU executes the "CARL qqr" instruction and when a condition has not been established, it executes the following instruction.

See "CARL qgrr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition	
C	Carry	(Carry flag C = 1)
NC	Non Carry	(Carry flag C = 0)
Z	Zero	(Zero flag Z = 1)
NZ	Non Zero	(Zero flag Z = 0)

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	5 cycles
Minimum	False	3 cycles
Maximum	True	6 cycles
Maximum	False	3 cycles

Codes

r r

q q qq

*	cc1	Mnemonic	Code
C	00	CARL C,qqrr	E8H
NC	01	CARL NC,qqrr	E9H
Z	10	CARL Z,qqrr	EAH
NZ	11	CARL NZ,qqrr	EBH

Flag

I1	I0	U	D	N	V	C	Z

Model

Signed 16-bit PC relative

Example

At the time of condition establishment, operates the same as the "CARL qqr" instruction. When a condition has not been established, the operation of the "CARL cc1,qqr" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
				
After execution	01H	01H	9003H	0000H

There are no NB and CB in the MODEL0/1.

CARS rr // Call subroutine at relative location rr // 4(MIN)/5(MAX) cycles //

Function	<MODEL0/1> $[\text{SP-1}] \leftarrow \text{PC(H)}, [\text{SP-2}] \leftarrow \text{PC(L)}$, $\text{SP} \leftarrow \text{SP-2}, \text{PC} \leftarrow \text{PC} + \text{rr} + 1$ <MODEL2/3, Minimum mode> $[\text{SP-1}] \leftarrow \text{PC(H)}, [\text{SP-2}] \leftarrow \text{PC(L)}$, $\text{SP} \leftarrow \text{SP-2}, \text{PC} \leftarrow \text{PC} + \text{rr} + 1, \text{CB} \leftarrow \text{NB}$ <MODEL2/3, Maximum mode> $[\text{SP-1}] \leftarrow \text{CB}, [\text{SP-2}] \leftarrow \text{PC(H)}$, $[\text{SP-3}] \leftarrow \text{PC(L)}, \text{SP} \leftarrow \text{SP-3}$, $\text{PC} \leftarrow \text{PC} + \text{rr} + 1, \text{CB} \leftarrow \text{NB}$																
Code	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;">MSB</td> <td style="text-align: center;">LSB</td> </tr> <tr> <td style="text-align: center;">1 1 1 1 0 0 0 0</td> <td style="text-align: center;">F0H</td> </tr> <tr> <td style="text-align: center;">r r</td> <td style="text-align: center;">rr</td> </tr> </table>	MSB	LSB	1 1 1 1 0 0 0 0	F0H	r r	rr										
MSB	LSB																
1 1 1 1 0 0 0 0	F0H																
r r	rr																
Flag	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>I1</td> <td>I0</td> <td>U</td> <td>D</td> <td>N</td> <td>V</td> <td>C</td> <td>Z</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> </table>	I1	I0	U	D	N	V	C	Z	-	-	-	-	-	-	-	-
I1	I0	U	D	N	V	C	Z										
-	-	-	-	-	-	-	-										
Mode	Signed 8-bit PC relative																
Example	When NB = 02H in the MODEL2/3, it executes the "CARS \$+20H" instruction in the physical address 9000H.																

After evacuation of the top address +2 value of this instruction to the stack as a return address, it unconditionally calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8-bit relative address rr (-128 to 127) to the top address +1 of this instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
			↓ 9001H + (20H - 1)	
After execution	02H	02H	9020H	FFF0H

In the above example it branches to the physical address 011020H.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFDH	02H (PC(L))
00FFE0H	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFE0H	02H (PC(L))
00FFFFH	90H (PC(H))

CARS cc1, rr ////////////// Call subroutine at relative location rr if condition cc1 is true //////////////////////////////**Function** <MODEL0/1>

```
If cc1 is true
then CARS rr
else PC←PC+2
```

<MODEL2/3>

```
If cc1 is true
then CARS rr
else PC←PC+2, NB←CB
```

When the condition cc1 has been established, the CPU executes the "CARS rr" instruction and when a condition has not been established, it executes the following instruction.

See "CARS rr" instruction.


In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition	
C	Carry	(Carry flag C = 1)
NC	Non Carry	(Carry flag C = 0)
Z	Zero	(Zero flag Z = 1)
NZ	Non Zero	(Zero flag Z = 0)

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	4 cycles
Minimum	False	2 cycles
Maximum	True	5 cycles
Maximum	False	2 cycles

Code

*

cc1	Mnemonic	Code
C 00	CARS C, rr	E0H
NC 01	CARS NC, rr	E1H
Z 10	CARS Z, rr	E2H
NZ 11	CARS NZ, rr	E3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Signed 8-bit PC relative

Example

At the time of condition establishment, operates the same as the "CARS rr" instruction. When a condition has not been established, the operation of the "CARS cc1,rr" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
		↓
After execution	01H	01H	9002H	0000H

There are no NB and CB in the MODEL0/1.

CARS cc2, rr ////////////// Call subroutine at relative location rr if condition cc2 is true //////////////

Function <MODEL0/1>

If cc2 is true

then [SP-1]←PC(H),
 [SP-2]←PC(L), SP←SP-2,
 PC←PC+rr+2
 else PC←PC+3

<MODEL2/3, Minimum mode>

If cc2 is true

then [SP-1]←PC(H),
 [SP-2]←PC(L),
 SP←SP-2, PC←PC+rr+2
 CB←NB
 else PC←PC+3, NB←CB

<MODEL2/3, Maximum mode>

If cc2 is true

then [SP-1]←CB, [SP-2]←PC(H),
 [SP-3]←PC(L), SP←SP-3,
 PC←PC+rr+2, CB←NB
 else PC←PC+3, NB←CB

When the condition cc2 has been established, after evacuation of the top address +3 value of this instruction to the stack as a return address, it calls the subroutine. The branch destination address (top address of the subroutine) becomes the address resulting from the addition of a signed 8-bit relative address rr (-128 to 127) to the top address +2 of this instruction.

When a condition has not been established, it executes the following instruction.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc2 is of the below 16 types.

cc2	Condition
LT	Less Than ($[N \forall V] = 1$)
LE	Less or Equal ($Z \vee [N \forall N] = 1$)
GT	Greater Than ($Z \vee [N \forall N] = 0$)
GE	Greater or Equal ($[N \forall N] = 0$)
V	Overflow ($V = 1$)
NV	Non Overflow ($V = 0$)
P	Plus ($N = 0$)
M	Minus ($N = 1$)
F0	F0 is set ($F0 = 1$)
F1	F1 is set ($F1 = 1$)
F2	F2 is set ($F2 = 1$)
F3	F3 is set ($F3 = 1$)
NF0	F0 is reset ($F0 = 0$)
NF1	F1 is reset ($F1 = 0$)
NF2	F2 is reset ($F2 = 0$)
NF3	F3 is reset ($F3 = 0$)

The bus cycle becomes as follows, depending on whether it is minimum mode or maximum mode and whether a condition is established or not.

Mode	Condition	Bus cycle
Minimum	True	5 cycles
Minimum	False	3 cycles
Maximum	True	6 cycles
Maximum	False	3 cycles

CARS cc2, rr

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 1 1 1 cc2	F0H-FFH*	
	r r	rr	
*	cc2	Mnemonic	Code
LT	0000	CARS LT, rr	F0H
LE	0001	CARS LE, rr	F1H
GT	0010	CARS GT, rr	F2H
GE	0011	CARS GE, rr	F3H
V	0100	CARS V, rr	F4H
NV	0101	CARS NV, rr	F5H
P	0110	CARS P, rr	F6H
M	0111	CARS M, rr	F7H
F0	1000	CARS F0, rr	F8H
F1	1001	CARS F1, rr	F9H
F2	1010	CARS F2, rr	FAH
F3	1011	CARS F3, rr	FBH
NF0	1100	CARS NF0, rr	FCH
NF1	1101	CARS NF1, rr	FDH
NF2	1110	CARS NF2, rr	FEH
NF3	1111	CARS NF3, rr	FFH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Signed 8-bit PC relative**Example** At the time of condition establishment when NB = 02H in the MODEL2/3, operation of the "CARS cc2,\$+20" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
			↓ 9002H + (20H - 2)	
After execution	02H	02H	9020H	FFFDDH

In the above example it branches to the physical address 011020H.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFFDH	03H (PC(L))
00FFFEH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFFEH	03H (PC(L))
00FFFFH	90H (PC(H))

When a condition has not been established, the operation of the "CARS cc2,\$+20H" in the physical address 9000H is as indicated below. The stack operation is not done.

	NB	CB	PC(logical addr.)	SP
Before execution	02H	01H	9000H	0000H
			↓	
After execution	01H	01H	9003H	0000H

There are no NB and CB in the MODEL0/1.

CP A, r // Compare r reg. with A reg. // 2 cycles //**Function A - r**

This function subtracts the content of r register (A/B) from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

Code MSB LSB

0	0	1	1	0	0	0	r
---	---	---	---	---	---	---	---

 30H/31H*

*	r	Mnemonic	Code
A	0	CP A, A	30H
B	1	CP A, B	31H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct
Dst: Register direct

Example

A	B	A	Set Value				Result			
			SC				C			
			N	V	C	Z	N	V	C	Z
74H	2AH	74H	0	0	0	0	0	0	0	0
1DH	1DH	1DH	0	0	0	1	0	0	0	1
3CH	59H	3CH	1	0	1	0	1	0	1	0
C3H	62H	C3H	0	1	0	0	0	1	0	0

CP A, #nn // Compare immediate data nn with A reg. // 2 cycles //**Function A - nn**

This function subtracts the 8-bit immediate data nn from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

Code MSB LSB

0	0	1	1	0	0	1	0
---	---	---	---	---	---	---	---

 32H

n	n						nn
---	---	--	--	--	--	--	----

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data
Dst: Register direct

Example

A	nn	A	Set Value				Result			
			SC				C			
			N	V	C	Z	N	V	C	Z
74H	2AH	74H	0	0	0	0	0	0	0	0
1DH	1DH	1DH	0	0	0	1	0	0	0	1
3CH	59H	3CH	1	0	1	0	1	0	1	0
C3H	62H	C3H	0	1	0	0	0	1	0	0

CP A, [BR:l] // Compare location [BR:l] with A reg. // 3 cycles //**Function A - [BR:l]**

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The content of the A register is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB LSB

0	0	1	1	0	1	0	0
---	---	---	---	---	---	---	---

 34H

l	l						ll
---	---	--	--	--	--	--	----

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: 8-bit absolute
Dst: Register direct

Example

A	[BR:l]	A	Set Value				Result			
			SC				C			
			N	V	C	Z	N	V	C	Z
74H	2AH	74H	0	0	0	0	0	0	0	0
1DH	1DH	1DH	0	0	0	1	0	0	0	1
3CH	59H	3CH	1	0	1	0	1	0	1	0
C3H	62H	C3H	0	1	0	0	0	1	0	0

CP A, [hhll] // Compare location [hhll] with A reg. // 4 cycles //**Function A - [hhll]**

This function subtracts the content of the data memory that has been address specified by the 16-bit absolute address *hhll* from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
0	0	1	1	0	1	0	1	35H
		<i>l</i>	<i>l</i>					<i>ll</i>
		<i>h</i>	<i>h</i>					<i>hh</i>

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: 16-bit absolute

Dst: Register direct

Example

A	[hhll]	A	Result				
			SC		N	V	C
74H	2AH	74H	0	0	0	0	0
1DH	1DH	1DH	0	0	0	1	
3CH	59H	3CH	1	0	1	0	
C3H	62H	C3H	0	1	0	0	

CP A, [HL] // Compare location [HL] with A reg. // 2 cycles //**Function A - [HL]**

This function subtracts the content of the data memory that has been address specified by the HL register from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
0	0	1	1	0	0	1	1	33H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[HL]	A	Result				
			SC		N	V	C
74H	2AH	74H	0	0	0	0	0
1DH	1DH	1DH	0	0	0	1	
3CH	59H	3CH	1	0	1	0	
C3H	62H	C3H	0	1	0	0	

CP A, [ir] // Compare location [ir reg.] with A reg. // 2 cycles //**Function A - [ir]**

This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the A register is not changed. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address (MODEL2/3).

Code	MSB	LSB						
	0 0 1 1 0 1 1 ir	36H/37H*						
*	ir	Mnemonic	Code					
IX 0	CP A, [IX]	36H						
IY 1	CP A, [IY]	37H						
Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode

Src: Register indirect
Dst: Register direct

Example

A	[ir]	A	Set Value				Result			
			SC				N	V	C	Z
74H	2AH	74H	0	0	0	0				
1DH	1DH	1DH	0	0	0	1				
3CH	59H	3CH	1	0	1	0				
C3H	62H	C3H	0	1	0	0				

CP A, [ir+dd] // Compare location [ir reg. + dd] with A reg. // 4 cycles //**Function A - [ir+dd]**

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd. The content of the A register is not changed. The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address (MODEL2/3).

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	0 0 1 1 0 0 0 ir	30H/31H*	
	d d	dd	
*	ir	Mnemonic	Code
IX 0	CP A, [IX+dd]	30H	
IY 1	CP A, [IY+dd]	31H	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

A	[ir+dd]	A	Set Value				Result			
			SC				N	V	C	Z
74H	2AH	74H	0	0	0	0				
1DH	1DH	1DH	0	0	0	1				
3CH	59H	3CH	1	0	1	0				
C3H	62H	C3H	0	1	0	0				

CP A, [ir+L] // Compare location [ir reg. + L] with A reg. // 4 cycles //**Function A - [ir+L]**

This function subtracts the content of the data memory from the content of the A register and changes the content of the flag (N/V/C/Z) according the result thereof. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.
 The content of the A register is not changed.
 The content of the L register is handled as signed data and the range is -128 to 127.
 The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	0	1	1	0	0	1	ir	32H/33H*
*	ir	Mnemonic	Code					
IX	0	CP A, [IX+L]	32H					
IY	1	CP A, [IY+L]	33H					

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register indirect with index register
 Dst: Register direct

Example

Set Value		Result				
A	[ir+L]	A	SC			
			N	V	C	Z
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP B, #nn // Compare immediate data nn with B reg. // 3 cycles //**Function B - nn**

This function subtracts the 8-bit immediate data nn from the content of the B register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the B register is not changed.

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
1	0	1	1	1	1	1	0	BCH
n n								nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data
 Dst: Register direct

Example

Set Value		Result				
B	nn	B	SC			
			N	V	C	Z
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP L, #nn // Compare immediate data nn with L reg. // 3 cycles //**Function L - nn**

This function subtracts the 8-bit immediate data nn from the content of the L register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the L register is not changed.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 1 1 1 1 1 0	BDH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

L	nn	L	Result			
			SC			
N	V	C	Z			
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP H, #nn // Compare immediate data nn with H reg. // 3 cycles //**Function H - nn**

This function subtracts the 8-bit immediate data nn from the content of the H register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the H register is not changed.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 1 1 1 1 1 0	BEH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

H	nn	H	Result			
			SC			
N	V	C	Z			
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP BR, #hh // Compare immediate data hh with BR reg. // 3 cycles //**Function BR - hh**

This function subtracts the 8-bit immediate data hh from the content of the BR register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the BR register is not changed.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 1 1 1 1 1 1	BFH
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

BR	hh	BR	Result			
			SC			
N	V	C	Z			
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP [BR:*ll*], #nn /// Compare immediate data nn with location [BR:*ll*] /// 4 cycles //**Function [BR:*ll*] - nn**

This function subtracts the 8-bit immediate data nn from the content of the data memory and changes the content of the flag (N/V/C/Z) according the result thereof. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 1 1 0 1 1	DBH
l l	ll
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: 8-bit absolute

Example

[BR: <i>ll</i>]	nn	[BR: <i>ll</i>]	Result			
			SC			
			N	V	C	Z
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP [HL], A /// Compare A reg. with location [HL] /// 3 cycles //**Function [HL] - A**

This function subtracts the content of the A register from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 1 0 1 0 0	34H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	[HL]	Result			
			SC			
			N	V	C	Z
74H	2AH	74H	0	0	0	0
1DH	1DH	1DH	0	0	0	1
3CH	59H	3CH	1	0	1	0
C3H	62H	C3H	0	1	0	0

CP [HL], #nn // Compare immediate data nn with location [HL] // 4 cycles //**Function [HL] - nn**

This function subtracts the 8-bit immediate data nn from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 1 0 1 0 1	35H
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	[HL]	Set Value				Result			
			SC				N	V	C	Z
74H	2AH	74H	0	0	0	0	0	0	0	0
1DH	1DH	1DH	0	0	0	0	0	0	1	1
3CH	59H	3CH	1	0	1	0	1	0	0	0
C3H	62H	C3H	0	1	0	0	1	0	0	0

CP [HL], [ir] // Compare location [ir reg.] with location [HL] // 4 cycles //**Function [HL] - [ir]**

This function subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the content of the data memory that has been address specified by the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the data memory is not changed.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 1 0 1 1 ir	36H/37H*

*

ir	Mnemonic	Code
IX 0	CP [HL], [IX]	36H
IY 1	CP [HL], [IY]	37H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register indirect

Example

[HL]	[ir]	[HL]	Set Value				Result			
			SC				N	V	C	Z
74H	2AH	74H	0	0	0	0	0	0	0	0
1DH	1DH	1DH	0	0	0	0	0	0	1	1
3CH	59H	3CH	1	0	1	0	1	0	0	0
C3H	62H	C3H	0	1	0	0	1	0	0	0

CP BA, rp /////////////// Compare reg. with BA reg. //////////////////// 4 cycles //**Function BA - rp**

This function subtracts the content of rp register (BA/HL/IX/IY) from the content of the BA register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the BA register is not changed.

Code	MSB	LSB								
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	1	1	0	0	1	1	1	1	CFH
1	1	0	0	1	1	1	1			
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>rp</td></tr> </table>	0	0	0	1	1	0	rp	18H-1BH*	
0	0	0	1	1	0	rp				

*	rp	Mnemonic	Code
BA	00	CP BA, BA	18H
HL	01	CP BA, HL	19H
IX	10	CP BA, IX	1AH
IY	11	CP BA, IY	1BH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

BA	rp	BA	Result			
			SC			
			N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0
53D1H	53D1H	53D1H	0	0	0	1
A291H	632EH	A291H	0	1	0	0
2862H	4C25H	2862H	1	0	1	0

(rp≠BA)

CP BA, #mmnn /////////////// Compare immediate data mmnn with BA reg. //////////////////// 3 cycles //**Function BA - mmnn**

This function subtracts the 16-bit immediate data mmnn from the content of the BA register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the BA register is not changed.

Code	MSB	LSB								
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> </table>	1	1	0	1	0	1	0	0	D4H
1	1	0	1	0	1	0	0			
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>n</td><td>n</td></tr> </table>	n	n	nn						
n	n									
	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>m</td><td>m</td></tr> </table>	m	m	mm						
m	m									

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

BA	mmnn	BA	Result			
			SC			
			N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0
53D1H	53D1H	53D1H	0	0	0	1
A291H	632EH	A291H	0	1	0	0
2862H	4C25H	2862H	1	0	1	0

CP HL, rp ////////////// Comparer reg. with HL reg. //////////////////// 4 cycles //**Function HL - rp**

This function subtracts the content of rp register (BA/HL/IX/IY) from the content of the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the HL register is not changed.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 0 1 1 1 0 rp	38H-3BH*

*	rp	Mnemonic	Code
BA	00	CP HL, BA	38H
HL	01	CP HL, HL	39H
IX	10	CP HL, IX	3AH
IY	11	CP HL, IY	3BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

HL	rp	HL	Set Value				Result			
			SC				N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0				
53D1H	53D1H	53D1H	0	0	0	1				
A291H	632EH	A291H	0	1	0	0				
2862H	4C25H	2862H	1	0	1	0				

(rp≠HL)

CP HL, #mmnn ////////////// Compare immediate data mmnn with HL reg. //////////////////// 3 cycles //**Function HL - mmnn**

This function subtracts the 16-bit immediate data mmnn from the content of the HL register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the HL register is not changed.

Code

MSB	LSB
1 1 0 1 0 1 0 1	D5H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

HL	mmnn	HL	Set Value				Result			
			SC				N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0				
53D1H	53D1H	53D1H	0	0	0	1				
A291H	632EH	A291H	0	1	0	0				
2862H	4C25H	2862H	1	0	1	0				

CP IX, #mmnn ////////////// Compare immediate data mmnn with IX reg. ////////////// 3 cycles //**Function IX - mmnn**

This function subtracts the 16-bit immediate data mmnn from the content of the IX register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the IX register is not changed.

Code

MSB	LSB
1 1 0 1 0 1 1 0	D6H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IX	mmnn	IX	Result			
			SC			
			N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0
53D1H	53D1H	53D1H	0	0	0	1
A291H	632EH	A291H	0	1	0	0
2862H	4C25H	2862H	1	0	1	0

CP IY, #mmnn ////////////// Compare immediate data mmnn with IY reg. ////////////// 3 cycles //**Function IY - mmnn**

This function subtracts the 16-bit immediate data mmnn from the content of the IY register and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the IY register is not changed.

Code

MSB	LSB
1 1 0 1 0 1 1 1	D7H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IY	mmnn	IY	Result			
			SC			
			N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0
53D1H	53D1H	53D1H	0	0	0	1
A291H	632EH	A291H	0	1	0	0
2862H	4C25H	2862H	1	0	1	0

CP SP, rp ////////////// Comparer reg. with SP //////////////////// 4 cycles //**Function SP - rp**

This function subtracts the content of rp register (BA HL) from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	0 1 0 1 1 1 0 rp	5CH/5DH*

*	rp	Mnemonic	Code
	BA 0	CP SP, BA	5CH
	HL 1	CP SP, HL	5DH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↓	↓	↓	↓

Mode

Src: Register direct
Dst: Register direct

Example

S P	rp	S P	Set Value				Result			
			SC				N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0				
53D1H	53D1H	53D1H	0	0	0	1				
A291H	632EH	A291H	0	1	0	0				
2862H	4C25H	2862H	1	0	1	0				

CP SP, #mmnn ////////////// Compare immediate data mmnn with SP //////////////////// 4 cycles //**Function SP - mmnn**

This function subtracts the 16-bit immediate data mmnn from the content of the stack pointer (SP) and changes the content of the flag (N/V/C/Z) according the result thereof. The content of the SP is not changed.

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	0 1 1 0 1 1 0 0	6CH
	n n	nn
	m m	mm

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data
Dst: Register direct

Example

S P	mmnn	S P	Set Value				Result			
			SC				N	V	C	Z
3F71H	145AH	3F71H	0	0	0	0				
53D1H	53D1H	53D1H	0	0	0	1				
A291H	632EH	A291H	0	1	0	0				
2862H	4C25H	2862H	1	0	1	0				

CPL r // Complement r reg. // 3 cycles //**Function** $r \leftarrow \bar{r}$

Inverts the each bit of the r register (A/B) and creates one compliment.

Code

	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 0 0 0 0 r	A0H/A1H*	
*	r	Mnemonic	Code
	A 0	CPL A	A0H
	B 1	CPL A	A1H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Register direct

Example

Set Value	Result				
	SC				
r	r	N	V	C	Z
11111111	00000000	0	-	-	1
10100101	01011010	1	-	-	0

CPL [BR:l] // Complement location [BR:l] // 5 cycles //**Function** $[BR:l] \leftarrow \bar{[BR:l]}$

Inverts the each bit of the data memory and creates one compliment. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 0 0 0 1 0	A2H	
	l l	ll	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

8-bit absolute

Example

Set Value	Result				
	SC				
[BR:l]	[BR:l]	N	V	C	Z
11111111	00000000	0	-	-	1
10100101	01011010	1	-	-	0

CPL [HL] // Complement location [HL] // 4 cycles //**Function** $[HL] \leftarrow \bar{[HL]}$

Inverts the each bit of the data memory that has been address specified by the HL register and creates one compliment.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 0 0 0 1 1	A3H	
	l l	ll	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Register indirect

Example

Set Value	Result				
	SC				
[HL]	[HL]	N	V	C	Z
11111111	00000000	0	-	-	1
10100101	01011010	1	-	-	0

DEC r // Decrement r reg. // 2 cycles //**Function** $r \leftarrow r - 1$

Decrements (-1) the content of the r register (A/B/L/H).

Code

	MSB								LSB
	1	0	0	0	1	0	r		88H-8BH*

*  Mnemonic Code

	r	Mnemonic	Code
A	00	DEC A	88H
B	01	DEC B	89H
L	10	DEC L	8AH
H	11	DEC H	8BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register direct**Example**

Set Value	r	Result			
		SC			
		N	V	C	Z
63H	62H	-	-	-	0
01H	00H	-	-	-	1

DEC BR // Decrement BR reg. // 2 cycles //**Function** $BR \leftarrow BR - 1$

Decrements (-1) the content of the BR register.

Code

	MSB								LSB
	1	0	0	0	1	1	0	0	8CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register direct**Example**

Set Value	BR	Result			
		SC			
		N	V	C	Z
63H	62H	-	-	-	0
01H	00H	-	-	-	1

DEC [BR:lI] // Decrement location [BR:lI] // 4 cycles //**Function** $[BR:lI] \leftarrow [BR:lI] - 1$

Decrements (-1) the content of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB								LSB
	1	0	0	0	1	1	0	1	8DH
					l	l			ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode 8-bit absolute**Example**

Set Value	[BR:lI]	Result			
		SC			
		N	V	C	Z
63H	62H	-	-	-	0
01H	00H	-	-	-	1

DEC [HL] // Decrement location [HL] // 3 cycles //**Function** $[HL] \leftarrow [HL] - 1$

Decrements (-1) the content of the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 0 0 0	1 1 1 0

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register indirect**Example**

[HL]	[HL]	Result			
		SC		N	V
63H	62H	-	-	-	0
01H	00H	-	-	-	1

DEC rp // Decrement rp reg. // 2 cycles //**Function** $rp \leftarrow rp - 1$

Decrements (-1) the content of the rp register (BA/HL/IX/IY).

Code

MSB	LSB
1 0 0 1 1 0	rp

*	r	Mnemonic	Code
BA	00	DEC BA	98H
HL	01	DEC HL	99H
IX	10	DEC IX	9AH
IY	11	DEC IY	9BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register direct**Example**

rp	rp	Result			
		SC		N	V
4285H	4284H	-	-	-	0
0001H	0000H	-	-	-	1

DEC SP // Decrement SP reg. // 2 cycles //**Function** $SP \leftarrow SP - 1$

Decrements (-1) the content of the stack pointer (SP).

Code

MSB	LSB
1 0 0 0 1 1 1 1	8FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register direct**Example**

SP	SP	Result			
		SC		N	V
4285H	4284H	-	-	-	0
0001H	0000H	-	-	-	1

DIV // Divide HL reg. by A reg. ////////////////////////////////// 13 cycles //**Function L ← HL/A, H ← remainder**

Divides the content of the HL register by the content of the A register it stores the quotient in the L register and the remainder in the H register.

When it divides by the divisor '0', a zero division exception processing is generated.

When it divides by a divisor other than '0' and the quotient exceeds 8 bits, the V flag is set to '1' and the dividend (content of the HL register) is saved.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 1 1 0 0 1	D9H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	0	↑

Mode

Implied (Register direct)

Example

HL	A	Set Value		Result			
		L	H	SC			Z
				N	V	C	
1A16H	64H	42H	4EH	0	0	0	0
332CH	64H	83H	00H	1	0	0	0
0000H	58H	00H	00H	0	0	0	1
0301H	02H	01H	03H	1	1	0	0

Note

This instruction cannot be used in the MODEL0/2.

DJR NZ, rr // Decrement B reg. & Jump relative if B reg. is not zero ////////////////////////////////// 4 cycles //**Function <MODEL0/1>**

B ← B - 1,
If B ≠ 0 then JRS rr
else PC ← PC + 2

<MODEL2/3>

B ← B - 1,
If B ≠ 0 then JRS rr
else PC ← PC + 2, NB ← CB

Decrements (-1) the B register and as a result thereof, the B register is other than '0', it executes the branch instruction "JRS rr". When the B register has become '0', it executes the following instruction.

See the "JRS rr" instruction.

In the MODEL2/3, the bank address set in the NB upon branching is loaded into the CB, and the bank is also changed. When it shifts to the following instruction instead of branching, this function returns the content of the NB to the current bank address (content of the CB).

Code

MSB	LSB
1 1 1 1 0 1 0 1	F5H
r r	rr

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode

Signed 8-bit PC relative

Example

At the time of condition establishment when NB = 02H and B = 05H in the MODEL2/3, operation of the "DJR NZ,\$-05H" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)	B
Before execution	02H	01H	9000H	05H
			↓ 9001H+(FFFBBH-1)	
After execution	02H	02H	8FFBH	04H

In the above example it branches to the physical address 010FFBH.

In the MODEL0/1, since there are no NB and CB, it branches to the physical address 8FFBH.

When a condition has not been established, the operation of the "DJR NZ,\$-05H" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)	B
Before execution	01H	02H	9000H	01H
			↓	
After execution	02H	02H	9002H	00H

There are no NB and CB in the MODEL0/1.

EX A, B ////////////// Exchange A reg. and B reg. ////////////// 2 cycles //**Function A ↔ B**

Exchanges the content of the B register with the A register.

Code MSB LSB

1	1	0	0	1	1	0	0
---	---	---	---	---	---	---	---

 CCH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result				SC	
A	B	A	B	SC		N	V
				C	Z		
82H	49H	49H	82H	-	-	-	-

EX A, [HL] ////////////// Exchange A reg. and location [HL] ////////////// 3 cycles //**Function A ↔ [HL]**

Exchanges the content of the data memory that has been address specified by HL register with the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB LSB

1	1	0	0	1	1	0	1
---	---	---	---	---	---	---	---

 CDH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result				SC	
A	[HL]	A	[HL]	SC		N	V
				C	Z		
82H	49H	49H	82H	-	-	-	-

EX BA, rp ////////////// Exchange BA reg. and rp reg. ////////////// 3 cycles //**Function BA ↔ rp**

Exchanges the content of the rp register (HL/IX/IY/SP) with the BA register.

Code MSB LSB

1	1	0	0	1	0	rp
---	---	---	---	---	---	----

 C8H-CBH*

*	rp	Mnemonic	Code
HL	00	EX BA, HL	C8H
IX	01	EX BA, IX	C9H
IY	10	EX BA, IY	CAH
SP	11	EX BA,SP	CBH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result				SC	
BA	rp	BA	rp	SC		N	V
				C	Z		
35D6H	C284H	C284H	35D6H	-	-	-	-

HALT // Set CPU to HALT mode // 3 cycles //**Function HALT**

Sets the CPU in the HALT status.

In the HALT status, the CPU stops operation, thus reducing power consumption. Peripheral circuits such as the oscillation circuit still operate.

An interrupt causes it to return from the HALT status to the normal program execution status.

See Section 3.7.1, "Halt status".

Code

MSB	LSB
1 1 0 0	1 1 1 0
CEH	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

INC r // Increment r reg. // 2 cycles //**Function r ← r + 1**

Increments (+1) the content of the r register (A/B/L/H).

Code

MSB	LSB
1 0 0 0 0 0	r

80H-83H*

*	r	Mnemonic	Code
A	00	INC A	80H
B	01	INC B	81H
L	10	INC L	82H
H	11	INC H	83H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode

Register direct

Example

Set Value	Result	SC			
		N	V	C	Z
52H	53H	-	-	-	0
FFH	00H	-	-	-	1

INC BR // Increment BR reg. // 2 cycles //**Function BR ← BR + 1**

Increments (+1) the content of the BR register.

Code

MSB	LSB
1 0 0 0 0 1 0 0	

84H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode

Register direct

Example

Set Value	Result	SC			
		N	V	C	Z
BR	BR	-	-	-	0
52H	53H	-	-	-	0
FFH	00H	-	-	-	1

INC [BR:l] // Increment location [BR:l] // 4 cycles //**Function** $[BR:l] \leftarrow [BR:l] + 1$

Increments (+1) the content of the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 0 0 0 0 0 1 0 1	85H
	l l	ll

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	↑

Mode 8-bit absolute**Example**

[BR:l]	[BR:l]	Result					
		SC		N	V	C	Z
52H	53H	-	-	-	-	0	
FFH	00H	-	-	-	-	1	

INC [HL] // Increment location [HL] // 3 cycles //**Function** $[HL] \leftarrow [HL] + 1$

Increments (+1) the content of the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 0 0 0 0 0 1 1 0	86H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	↑

Mode Register indirect**Example**

[HL]	[HL]	Result					
		SC		N	V	C	Z
52H	53H	-	-	-	-	0	
FFH	00H	-	-	-	-	1	

INC rp // Increment rp reg. // 2 cycles //**Function** $rp \leftarrow rp + 1$

Increments (+1) the content of the rp register (BA/HL/IX/IY).

Code	MSB	LSB
	1 0 0 1 0 0 rp	90H-93H*

*	r	Mnemonic	Code
BA	00	INC BA	90H
HL	01	INC HL	91H
IX	10	INC IX	92H
IY	11	INC IY	93H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	↑

Mode Register direct**Example**

rp	rp	Result					
		SC		N	V	C	Z
3259H	325AH	-	-	-	-	0	
FFFFH	0000H	-	-	-	-	1	

INC SP // Increment SP reg. // 2 cycles //**Function** $SP \leftarrow SP + 1$

Increments (+1) the content of the stack pointer (SP).

Code MSB LSB

1	0	0	0	0	1	1	1
---	---	---	---	---	---	---	---

 87H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	↑

Mode Register direct**Example**

Set	Value	Result			
		SC			
SP	SP	N	V	C	Z
3259H	325AH	-	-	-	0
FFFFH	0000H	-	-	-	1

INT [kk] // Software Interrupt // 7(MIN)/8(MAX) cycles //**Function** <MODEL0/1>

[SP-1] $\leftarrow PC(H)$, [SP-2] $\leftarrow PC(L)$,
[SP-3] $\leftarrow SC$, SP $\leftarrow SP - 3$,
PC(L) $\leftarrow [00kk]$, PC(H) $\leftarrow [00kk+1]$

<MODEL2/3, Minimum mode>
[SP-1] $\leftarrow PC(H)$, [SP-2] $\leftarrow PC(L)$,
[SP-3] $\leftarrow SC$, SP $\leftarrow SP - 3$, PC(L) $\leftarrow [00kk]$,
PC(H) $\leftarrow [00kk+1]$, CB $\leftarrow NB$

<MODEL2/3, Maximum mode>
[SP-1] $\leftarrow CB$, [SP-2] $\leftarrow PC(H)$,
[SP-3] $\leftarrow PC(L)$, [SP-4] $\leftarrow SC$,
SP $\leftarrow SP - 4$, PC(L) $\leftarrow [00kk]$,
PC(H) $\leftarrow [00kk+1]$, CB $\leftarrow NB$

Executes the software interrupt routine that makes the 00kk address of the program memory the vector address, following evacuation of the top address +2 value of this instruction and system condition flag (SC) to the stack.

In the maximum mode of the MODEL2/3, the currently selected bank address (content of the CB) is also evacuated upon evacuation of the return address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The content of the EP register becomes the page address of the data memory.

The vector field is fixed at page 0.

Note

You should use the "RETE" instruction that also returns the content of the SC for return from an interrupt routine executed by an "INT [kk]" instruction.

Code

MSB LSB

1	1	1	1	1	1	0	0
---	---	---	---	---	---	---	---

 FCH

k	k		
---	---	--	--

 kk

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode 8-bit indirect

Example When NB = 02H in the MODEL2/3, it executes the "INT [20H]" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)	EP	M(0000020H)	SP
Before execution	02H	01H	9000H	03H	ABCDH	0000H
After execution	02H	02H	ABCDH	03H	ABCDH	FFFCH

EP is disregarded and the vector area (000000H–0000FFH) is specified.

In the above example it branches to the physical address 012BCDH.

Since there are no NB and CB in the MODEL0/1, it branches to the physical address ABCDH.

Stack content after execution

(1) MODEL2/3 (maximum mode)

00FFFCH	Content of SC
00FFFDH	02H (PC(L))
00FFFEH	90H (PC(H))
00FFFFH	01H (CB)

(2) MODEL2/3 (minimum mode), MODEL0/1

00FFFDH	Content of SC
00FFFEH	02H (PC(L))
00FFFFH	90H (PC(H))

JP HL // Indirect Jump using HL reg. // 2 cycles //**Function** <MODEL0/1>

PC ← HL

<MODEL2/3>

PC ← HL, CB ← NB

Loads the content of the HL register into the program counter (PC) then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code

MSB	LSB
1 1 1 1 0 1 0 0	F4H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Register direct**Example** When NB = 02H and HL = 8765H in the MODEL2/3, it executes the "JP HL" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)	HL
Before execution	02H	01H	9000H	8765H
After execution	02H	02H	8765H	8765H

In the above example it branches to the physical address 010765H.

Since there are no NB and CB in the MODEL0/1, it branches to the physical address 8765H.

JP [kk] // Indirect Jump using vector // 4 cycles //**Function** <MODEL0/1>

PC(L) ← [00kk], PC(H) ← [00kk+1]

<MODEL2/3>

CB ← NB, PC(L) ← [00kk],
PC(H) ← [00kk+1]

It makes the kk the 8-bit indirect address, then load the vector written into the 00kk and 00kk+1 address of the program memory into the program counter (PC), and then unconditionally branches.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

The vector field is fixed at page 0.

Code

MSB	LSB
1 1 1 1 1 1 0 1	FDH
k k	kk

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode 8-bit indirect**Example** When NB = 02H in the MODEL2/3, it executes the "JP [20H]" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)	EP	M(0000020H)
Before execution	02H	01H	9000H	03H	ABCDH
After execution	02H	02H	ABCDH	03H	ABCDH

EP is disregarded and the vector area (000000H–0000FFH) is specified.

In the above example it branches to the physical address 012BCDH.

Since there are no NB and CB in the MODEL0/1, it branches to the physical address ABCDH.

JRL qqrr /////////////// Jump to relative location qqrr ///////////////////////////////// 3 cycles //**Function** <MODEL0/1>

$$\text{PC} \leftarrow \text{PC} + \text{qqrr} + 2$$

<MODEL2/3>

$$\text{PC} \leftarrow \text{PC} + \text{qqrr} + 2, \text{CB} \leftarrow \text{NB}$$

Adds the 16-bit relative address qqrr (-32768 to 32767) to the program counter (PC) as an offset from the top address +2 of this instruction and unconditionally branches to this address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code

MSB	LSB
1 1 1 1 0 0 1 1	F3H
r r	rr
q q	qq

Flag

I1	I0	U	D	N	V	C	Z
- - - - - - - -							

Mode Signed 16-bit PC relative**Example** When NB = 02H in the MODEL2/3, it executes the "JRL \$+2000H" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
		↓	9002H + (2000H - 2)
After execution	02H	02H	B000H

In the above example it branches to the physical address 013000H.

Since there are no NB and CB in the MODEL0/1, it branches to the physical address B000H.

JRL cc1, qqrr ////////////// Jump to relative location qqrr if condition cc1 is true ////////////////// 3 cycles //**Function <MODEL0/1>**

```
If cc1 is true
  then JRL qqrr
  else PC ← PC + 3
```

<MODEL2/3>

```
If cc1 is true
  then JRL qqrr
  else PC ← PC + 3, NB ← CB
```


When the condition cc1 has been established, the CPU executes the "JRL qqrr" instruction and when a condition has not been established, it executes the following instruction.

See "JRL qqrr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition	
C	Carry	(Carry flag C = 1)
NC	Non Carry	(Carry flag C = 0)
Z	Zero	(Zero flag Z = 1)
NZ	Non Zero	(Zero flag Z = 0)

Code

*

cc1	Mnemonic	Code
C 00	JRL C,qqrr	ECH
NC 01	JRL NC,qqrr	EDH
Z 10	JRL Z,qqrr	EEH
NZ 11	JRL NZ,qqrr	EFH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Signed 16-bit PC relative

Example

At the time of condition establishment, operates the same as the "JRL qqrr" instruction. When a condition has not been established, the operation of the "JRL cc1,qqrr" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
After execution	01H	01H	9003H

There are no NB and CB in the MODEL0/1.

JRS rr //////////////// Jump to relative location rr //////////////// 2 cycles //**Function** <MODEL0/1>

$$\text{PC} \leftarrow \text{PC} + \text{rr} + 1$$

<MODEL2/3>

$$\text{PC} \leftarrow \text{PC} + \text{rr} + 1, \text{CB} \leftarrow \text{NB}$$

Adds the 8-bit relative address rr (-128 to 127) to the program counter (PC) as an displacement from the top address +1 of this instruction and unconditionally branches to this address.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed.

Code

	MSB	LSB
1	1	1 1 0 0 0 1 F1H
	r r	rr

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Signed 8-bit PC relative**Example** When NB = 02H in the MODEL2/3, it executes the "JRL \$+20H" instruction in the physical address 9000H.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
			9001H + (20H - 1)
After execution	02H	02H	9020H

In the above example it branches to the physical address 011020H.

Since there are no NB and CB in the MODEL0/1, it branches to the physical address 9020H.

JRS cc1, rr /////////////// Jump to relative location rr if condition cc1 is true /////////////// 2 cycles //**Function** <MODEL0/1>

```
If cc1 is true
  then JRS rr
  else PC ← PC + 2
```

<MODEL2/3>

```
If cc1 is true
  then JRS rr
  else PC ← PC + 2, NB ← CB
```

When the condition cc1 has been established, the CPU executes the "JRS rr" instruction and when a condition has not been established, it executes the following instruction.

See "JRS rr" instruction.

In the MODEL2/3, when a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

Condition cc1 is of the below 4 types.

cc1	Condition
C	Carry (Carry flag C = 1)
NC	Non Carry (Carry flag C = 0)
Z	Zero (Zero flag Z = 1)
NZ	Non Zero (Zero flag Z = 0)

Code

MSB	LSB
1 1 1 0 0 1	cc1
r r	rr

*

cc1	Mnemonic	Code
C 00	JRS C,qqrr	E4H
NC 01	JRS NC,qqrr	E5H
Z 10	JRS Z,qqrr	E6H
NZ 11	JRS NZ,qqrr	E7H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Signed 8-bit PC relative

Example

At the time of condition establishment, operates the same as the "JRS rr" instruction. When a condition has not been established, the operation of the "JRS cc1,rr" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
		↓	
After execution	01H	01H	9002H

There are no NB and CB in the MODEL0/1.

JRS cc2, rr /////////////// Jump to relative location rr if condition cc2 is true /////////////// 3 cycles //**Function** <MODEL0/1>

```
If cc2 is true
  then PC ← PC + rr + 2
  else PC ← PC + 3
```

<MODEL2/3>

```
If cc2 is true
  then PC ← PC + rr + 2, CB ← NB
  else PC ← PC + 3, NB ← CB
```

When the condition cc2 has been established, it adds the 8-bit relative address rr (-128 to 127) to the program counter (PC) as an offset from the top address +2 of this instruction and branches to that address.

When a condition has not been established, it executes the following instruction.

Upon branching in the MODEL2/3, the bank address set in the NB is loaded into the CB and the bank is also changed. When a condition has not been established, the content of the NB specifying the branch destination bank returns to the current bank address (content of the CB).

JRS cc2, rr

Condition cc2 is of the below 16 types.

cc2	Condition	
LT	Less Than	($[N \vee V] = 1$)
LE	Less or Equal	($Z \vee [N \vee N] = 1$)
GT	Greater Than	($Z \vee [N \vee N] = 0$)
GE	Greater or Equal	($[N \vee N] = 0$)
V	Overflow	($V = 1$)
NV	Non Overflow	($V = 0$)
P	Plus	($N = 0$)
M	Minus	($N = 1$)
F0	F0 is set	($F0 = 1$)
F1	F1 is set	($F1 = 1$)
F2	F2 is set	($F2 = 1$)
F3	F3 is set	($F3 = 1$)
NF0	F0 is reset	($F0 = 0$)
NF1	F1 is reset	($F1 = 0$)
NF2	F2 is reset	($F2 = 0$)
NF3	F3 is reset	($F3 = 0$)

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 1 0 cc2	E0H-EFH*
r r	rr

*

cc2	Mnemonic	Code
LT 0000	JRS LT, rr	E0H
LE 0001	JRS LE, rr	E1H
GT 0010	JRS GT, rr	E2H
GE 0011	JRS GE, rr	E3H
V 0100	JRS V, rr	E4H
NV 0101	JRS NV, rr	E5H
P 0110	JRS P, rr	E6H
M 0111	JRS M, rr	E7H
F0 1000	JRS F0, rr	E8H
F1 1001	JRS F1, rr	E9H
F2 1010	JRS F2, rr	EAH
F3 1011	JRS F3, rr	EBH
NF0 1100	JRS NF0, rr	ECH
NF1 1101	JRS NF1, rr	EDH
NF2 1110	JRS NF2, rr	EEH
NF3 1111	JRS NF3, rr	EFH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Signed 8-bit PC relative

Example

At the time of condition establishment when NB = 02H in the MODEL2/3, operation of the "JRS cc2,\$+20" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
		↓	9002H + (20H - 2)
After execution	02H	02H	9020H

In the above example it branches to the physical address 011020H. In the MODEL0/1, since there are no NB and CB, it branches to the physical address 9020H.

When a condition has not been established, the operation of the "JRS cc2,rr" in the physical address 9000H is as indicated below.

	NB	CB	PC(logical addr.)
Before execution	02H	01H	9000H
		↓	
After execution	01H	01H	9003H

There are no NB and CB in the MODEL0/1.

LD r, r' ////////////// Load r' reg. into r reg. ////////////// 1 cycle //**Function** $r \leftarrow r'$

Loads the content of the r' register (A/B/L/H) into the r register (A/B/L/H).

Code

MSB			LSB		
0	1	0	r	0	r'
*	r'	A	B	L	H
r	(0,0)	(0,1)	(1,0)	(1,1)	
A(0,0)	40H	41H	42H	43H	
B(0,1)	48H	49H	4AH	4BH	
L(1,0)	50H	51H	52H	53H	
H(1,1)	58H	59H	5AH	5BH	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result					
r	r'	r	r'	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

(r ≠ r')

LD A, BR ////////////// Load BR reg. into A reg. ////////////// 2 cycles //**Function** $A \leftarrow BR$

Loads the content of the BR register into the A register.

Code

MSB			LSB		
1	1	0	0	1	1
1	1	0	0	0	0

CEH

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result					
A	BR	A	BR	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD A, SC ////////////// Load SC. into A reg. ////////////// 2 cycles //**Function** $A \leftarrow SC$

Loads the content of the system condition flag (SC) into the A register.

Code

MSB			LSB		
1	1	0	0	1	1
1	1	0	0	0	0

CEH

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result					
A	SC	A	SC	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD A, er ////////////// Load er reg. into A reg. //////////////////// 2 cycles //**Function** $A \leftarrow er$

Loads the content of the er register (NB/EP/XP/YP) into the A register.

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
1	1	0	0	1	0	er		C8H-CBH*

*	er	Mnemonic	Code
NB	00	LD A, NB	C8H
EP	01	LD A, EP	C9H
XP	10	LD A, XP	CAH
YP	11	LD A, YP	CBH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result			
A	er	A	er	SC	
N	V	C	Z		
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD BR, A ////////////// Load A reg. into BR reg. //////////////////// 2 cycles //**Function** $BR \leftarrow A$

Loads the content of the A register into the BR register.

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
1	1	0	0	0	0	0	1	0

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result			
BR	A	BR	A	SC	
N	V	C	Z		
5AH	42H	42H	42H	-	-

LD SC, A ////////////// Load A reg. into SC //////////////////// 3 cycles //**Function** $SC \leftarrow A$

Sets the content of the A register into the system condition flag (SC).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
1	1	0	0	0	0	0	1	1

Flag

I1	I0	U	D	N	V	C	Z
↑	↑	↑	↑	↑	↑	↑	↑

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result					
SC	A	SC	A	SC			
I1	I0	U	D	N	V	C	Z
5AH	42H	42H	42H	0	1	0	0

LD er, A //////////////// Load A reg. into er reg. ////////////////////////////// 2 or 3 cycles //**Function** $er \leftarrow A$

Loads the content of the A register into the er (NB/EP/XP/YP) register.

Code

MSB	LSB	
1 1 0 0 1 1 1 0		CEH
1 1 0 0 1 1 er		CCH-CFH*

*	er	Mnemonic	Code	
NB 00	LD NB, A	CCH	(3 cycles)	
EP 01	LD EP, A	CDH	(2 cycles)	
XP 10	LD XP, A	CEH	(2 cycles)	
YP 11	LD YP, A	CFH	(2 cycles)	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
er	A	er	A	SC	
		N	V	C	Z
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD [BR:l], r //////////////// Load r reg. into location [BR:l] ////////////////////////////// 3 cycles //**Function** $[BR:l] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB	
0 1 1 1 1 0 r		78H-7BH*
l l		ll

*	r	Mnemonic	Code	
A 00	LD [BR:l], A	78H		
B 01	LD [BR:l], B	79H		
L 10	LD [BR:l], L	7AH		
H 11	LD [BR:l], H	7BH		

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: 8-bit absolute

Example

Set Value		Result			
[BR:l]	r	[BR:l]	r	SC	
		N	V	C	Z
5AH	42H	42H	42H	-	-

LD [hhll], r ////////////// Load r reg. into location [hhll] ////////////// 5 cycles //**Function** $[hhll] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the 16-bit absolute address $hhll$. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 1 0 1 r	D4H-D7H*
l l	ll
h h	hh

*	r	Mnemonic	Code
A	00	LD [hhll], A	D4H
B	01	LD [hhll], B	D5H
L	10	LD [hhll], L	D6H
H	11	LD [hhll], H	D7H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: 16-bit absolute

Example

[hhll]	r	[hhll]	r	Result					
				SC		N	V	C	Z
5AH	42H	42H	42H	-	-	-	-	-	-

LD [HL], r ////////////// Load r reg. into location [HL] ////////////// 2 cycles //**Function** $[HL] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the HL register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 1 1 0 1 0 r	68H-6BH*

*	r	Mnemonic	Code
A	00	LD [HL], A	68H
B	01	LD [HL], B	69H
L	10	LD [HL], L	6AH
H	11	LD [HL], H	6BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	r	[HL]	r	Result					
				SC		N	V	C	Z
5AH	42H	42H	42H	-	-	-	-	-	-

LD [IX], r //////////////// Load r reg. into location [IX] //////////////// 2 cycles //**Function** $[IX] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the IX register.

The content of the XP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register direct

Dst: Register indirect

Example

Set Value		Result			
[IX]	r	[IX]	r	SC	
				N	V
5AH	42H	42H	42H	-	-

Code

MSB	LSB
0 1 1 0 0 0	r

60H-63H*

*	r	Mnemonic	Code
A	00	LD [IX], A	60H
B	01	LD [IX], B	61H
L	10	LD [IX], L	62H
H	11	LD [IX], H	63H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD [IY], r //////////////// Load r reg. into location [IY] //////////////// 2 cycles //**Function** $[IY] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the IY register.

The content of the YP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register direct

Dst: Register indirect

Example

Set Value		Result			
[IY]	r	[IY]	r	SC	
				N	V
5AH	42H	42H	42H	-	-

Code

MSB	LSB
0 1 1 1 0 0	r

70H-73H*

*	r	Mnemonic	Code
A	00	LD [IY], A	70H
B	01	LD [IY], B	71H
L	10	LD [IY], L	72H
H	11	LD [IY], H	73H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD [IX+dd], r ////////////// Load r reg. into location [IX + dd] ////////////// 4 cycles //**Function** $[IX+dd] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the sum of the content of the IX register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	1	0	r	1	0	0		44H/4CH/54H/5CH*
			d	d				dd

*	r	Mnemonic	Code
A	00	LD [IX+dd], A	44H
B	01	LD [IX+dd], B	4CH
L	10	LD [IX+dd], L	54H
H	11	LD [IX+dd], H	5CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register indirect with displacement

Example

[IX+dd]	r	[IX+dd]	r	Result			
				SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

LD [IY+dd], r ////////////// Load r reg. into location [IY + dd] ////////////// 4 cycles //**Function** $[IY+dd] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the sum of the content of the IY register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the YP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	1	0	r	1	0	1		45H/4DH/55H/5DH*
			d	d				dd

*	r	Mnemonic	Code
A	00	LD [IY+dd], A	45H
B	01	LD [IY+dd], B	4DH
L	10	LD [IY+dd], L	55H
H	11	LD [IY+dd], H	5DH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register indirect with displacement

Example

[IY+dd]	r	[IY+dd]	r	Result			
				SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

LD [IX+L], r // Load r reg. into location [IX + L] // 4 cycles //**Function** $[IX+L] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the sum of the content of the IX register and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 1 1 0	46H/4EH/56H/5EH*

*	r	Mnemonic	Code
A 00	LD [IX+L], A	46H	
B 01	LD [IX+L], B	4EH	
L 10	LD [IX+L], L	56H	
H 11	LD [IX+L], H	5EH	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register indirect with index register

Example

Set	Value	Result			
		SC		N	V
[IX+L]	r	[IX+L]	r	-	-
5AH	42H	42H	42H	-	-

LD [IY+L], r // Load r reg. into location [IY + L] // 4 cycles //**Function** $[IY+L] \leftarrow r$

Loads the content of the r register (A/B/L/H) into the data memory that has been address specified by the sum of the content of the IY register and the content of the L register. The content of the L register is handled as signed data and the range is -128 to 127. The content of the YP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register direct

Dst: Register indirect with index register

Example

Set	Value	Result			
		SC		N	V
[IY+L]	r	[IY+L]	r	-	-
5AH	42H	42H	42H	-	-

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 1 1 1	47H/4FH/57H/5FH*

*	r	Mnemonic	Code
A 00	LD [IY+L], A	47H	
B 01	LD [IY+L], B	4FH	
L 10	LD [IY+L], L	57H	
H 11	LD [IY+L], H	5FH	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD r, #nn ////////////// Load immediate data nn into r reg. //////////////////// 2 cycles //**Function** $r \leftarrow nn$

Loads the 8-bit immediate data nn into the r register (A/B/L/H).

Code

MSB								LSB
1	0	1	1	0	0	r		B0H-B3H*
n n								nn

*

r	Mnemonic	Code
A 00	LD A, #nn	B0H
B 01	LD B, #nn	B1H
L 10	LD L, #nn	B2H
H 11	LD H, #nn	B3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result					
r	nn	r	nn	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD BR, #hh ////////////// Load immediate data hh into BR reg. //////////////////// 2 cycles //**Function** $BR \leftarrow hh$

Loads the 8-bit immediate data hh into the BR register.

Code

MSB								LSB
1	0	1	1	0	1	0	0	B4H
h h								hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result					
BR	hh	BR	hh	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

LD SC, #nn ////////////// Load immediate data nn into SC ////////////// 3 cycles //**Function** $SC \leftarrow nn$

Sets the 8-bit immediate data nn into the system condition flag (SC).

Code

MSB								LSB
1	0	0	1	1	1	1	1	9FH
n n								nn

Flag

I1	I0	U	D	N	V	C	Z
↑	↑	↓	↓	↑	↑	↓	↑

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result					
SC	nn	SC	nn	SC			
				I1	I0	U	D
5AH	42H	42H	42H	0	1	0	0

LD NB, #bb ////////////// Load immediate data bb into NB reg. ////////////////// 4 cycles //**Function** $NB \leftarrow bb$

Loads the 8-bit immediate data bb into the new code bank register NB.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 0 0 1 0 0	C4H
b b	bb

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result			
NB	bb	SC			
		N	V	C	Z
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD EP, #pp ////////////// Load immediate data pp into EP reg. ////////////////// 3 cycles //**Function** $EP \leftarrow pp$

Loads the 8-bit immediate data pp into the expand page register EP.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 0 0 1 0 1	C5H
p p	pp

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result			
EP	pp	SC			
		N	V	C	Z
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD XP, #pp ////////////// Load immediate data pp into XP reg. ////////////////// 3 cycles //**Function** $XP \leftarrow pp$

Loads the 8-bit immediate data pp into the expand page register XP.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 0 0 1 1 0	C5H
p p	pp

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result			
XP	pp	SC			
		N	V	C	Z
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD YP, #pp ////////////// Load immediate data pp into YP reg. ////////////// 3 cycles //**Function** $YP \leftarrow pp$

Loads the 8-bit immediate data pp into the expand page register YP.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 0 0 1 1 1	C7H
p p	pp

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result			
YP	pp	YP	pp	SC	
				N	V
5AH	42H	42H	42H	-	-

Note

This instruction cannot be used in the MODEL0/1.

LD [BR:l], #nn ////////////// Load immediate data nn into location [BR:l] ////////////// 4 cycles //**Function** $[BR:l] \leftarrow nn$

Loads the 8-bit immediate data nn into the data memory. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 1 1 1 0 1	DDH
l l	ll
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: 8-bit absolute

Example

Set Value		Result			
[BR:l]	nn	[BR:l]	nn	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [HL], #nn ////////////// Load immediate data nn into location [HL] ////////////// 3 cycles //**Function** $[HL] \leftarrow nn$

Loads the 8-bit immediate data nn into the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 0 1 1 0 1 0 1	B5H
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register indirect

Example

Set Value		Result			
[HL]	nn	[HL]	nn	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [ir], #nn ////////////// Load immediate data nn into location [ir reg.] ////////////// 3 cycles //**Function** $[ir] \leftarrow nn$

Loads the 8-bit immediate data nn into the data memory that has been address specified by the ir register (IX/IY).

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

	MSB	LSB	
	1 0 1 1 0 1 1 ir		B6H/B7H*
	n n		nn

*	ir	Mnemonic	Code
	IX 0	LD [IX], #nn	B6H
	IY 1	LD [IY], #nn	B7H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register indirect

Example

Set Value		Result			
[ir]	nn	[ir]	nn	SC	
				N	V
5AH	42H	42H	42H	-	-

LD r, [BR:lI] ////////////// Load location [BR:lI] into r reg. ////////////// 3 cycles //**Function** $r \leftarrow [BR:lI]$

Loads the content of the data memory into the r register (A/B/L/H). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB	LSB	
	0 1 0 r 1 0 0		44H/4CH/54H/5CH*
	l l		ll

*	r	Mnemonic	Code
	A 00	LD A, [BR:lI]	44H
	B 01	LD B, [BR:lI]	4CH
	L 10	LD L, [BR:lI]	54H
	H 11	LD H, [BR:lI]	5CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: 8-bit absolute

Dst: Register direct

Example

Set Value		Result			
r	[BR:lI]	r	[BR:lI]	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [HL], [BR:ll] // Load location [BR:ll] into location [HL] // 4 cycles //**Function [HL] ← [BR:ll]**

Loads the content of the data memory [BR:ll] into the data memory [HL]. The data memory [BR:ll] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The data memory [HL] address has been specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 1 1 0 1 1 0 0	6CH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: 8-bit absolute

Dst: Register indirect

Example

Set Value		Result			
[HL]	[BR:ll]	[HL]	[BR:ll]	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [ir], [BR:ll] // Load location [BR:ll] into location [ir reg.] // 4 cycles //**Function [ir] ← [BR:ll]**

Loads the content of the data memory [BR:ll] into the data memory [ir]. The data memory [BR:ll] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). The data memory [ir] address has been specified by the ir register (IX/IY).

The content of the EP register becomes the page address of the data memory [BR:ll] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
0 1 1 ir 0 1 0 0	64H/74H*
l l	ll

*

ir	Mnemonic	Code
IX 0	LD [IX], [BR:ll]	64H
IY 1	LD [IY], [BR:ll]	74H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: 8-bit absolute

Dst: Register indirect

Example

Set Value		Result			
[ir]	[BR:ll]	[ir]	[BR:ll]	SC	
				N	V
5AH	42H	42H	42H	-	-

LD r, [hhll] // Load location [hhll] into r reg. // 5 cycles //**Function** $r \leftarrow [hhll]$

Loads the content of the data memory that has been address specified by the 16-bit absolute address $hhll$ into the r register (A/B/L/H).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: 16-bit absolute
Dst: Register direct

Example

Set Value		Result			
r	[hhll]	r	[hhll]	SC	
				N	V
5AH	42H	42H	42H	-	-

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 1 0 1 0 0 r	D0H–D3H*
l l	ll
h h	hh

*	r	Mnemonic	Code
A	00	LD A, [hhll]	D0H
B	01	LD B, [hhll]	D1H
L	10	LD L, [hhll]	D2H
H	11	LD H, [hhll]	D3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD r, [HL] // Load location [HL] into r reg. // 2 cycles //**Function** $r \leftarrow [HL]$

Loads the content of the data memory that has been address specified by the HL register into the r register (A/B/L/H).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register indirect
Dst: Register direct

Example

Set Value		Result			
r	[HL]	r	[HL]	SC	
				N	V
5AH	42H	42H	42H	-	-

Code

MSB	LSB
0 1 0 r 1 0 1	45H/4DH/55H/5DH*

*	r	Mnemonic	Code
A	00	LD A, [HL]	45H
B	01	LD B, [HL]	4DH
L	10	LD L, [HL]	55H
H	11	LD H, [HL]	5DH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD [BR:l], [HL] // Load location [HL] into location [BR:l] // 4 cycles //**Function** $[BR:l] \leftarrow [HL]$

Loads the content of the data memory [HL] into the data memory [BR:l]. The data memory [BR:l] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification). The data memory [HL] address has been specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 1 1 1 1 1 0 1	7DH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: 8-bit absolute

Example

Set Value		Result			
[BR:l]	[HL]	[BR:l]	[HL]	SC	
				N	V C Z
5AH	42H	42H	42H	-	- - - -

LD [HL], [HL] // Load location [HL] into location [HL] // 3 cycles //**Function** $[HL] \leftarrow [HL]$

Loads the content of the data memory that has been address specified by the HL register into the same address. As a result, only three cycles are consumed.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register indirect
Dst: Register indirect

Example

Set Value		Result			
[HL]	[HL]	SC			
		N	V	C	Z
42H	42H	-	-	-	-

Code

MSB	LSB
0 1 1 0 1 1 0 1	6DH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD [ir], [HL] // Load location [HL] into location [ir reg.] // 3 cycles //**Function** $[ir] \leftarrow [HL]$

Loads the content of the data memory [HL] into the data memory [ir]. The data memory [HL] address has been specified by the HL register. The data memory [ir] address has been specified by the ir register (IX/IY).

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
0 1 1 ir 0 1 0 1	65H/75H*

*

ir	Mnemonic	Code
IX 0	LD [IX], [HL]	65H
IY 1	LD [IY], [HL]	75H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: Register indirect

Example

Set Value		Result			
[ir]	[HL]	[ir]	[HL]	SC	
				N	V C Z
5AH	42H	42H	42H	-	- - - -

LD r, [IX] // Load location [IX] into r reg. // 2 cycles //**Function** $r \leftarrow [IX]$

Loads the content of the data memory that has been address specified by the IX register into the r register (A/B/L/H).

The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB				LSB			
	0	1	0	r	1	1	0	
								46H/4EH/56H/5EH*

*	r	Mnemonic	Code
A	00	LD A, [IX]	46H
B	01	LD B, [IX]	4EH
L	10	LD L, [IX]	56H
H	11	LD H, [IX]	5EH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result							
		r	[IX]	r	[IX]	SC			
						N	V	C	Z
5AH	42H	42H	42H	42H	42H	-	-	-	-

Code

	MSB				LSB			
	0	1	0	r	1	1	0	
								46H/4EH/56H/5EH*

*	r	Mnemonic	Code
A	00	LD A, [IX]	46H
B	01	LD B, [IX]	4EH
L	10	LD L, [IX]	56H
H	11	LD H, [IX]	5EH

Code

	MSB				LSB			
	0	1	1	1	1	1	1	0
								7EH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect

Dst: 8-bit absolute

Example

Set Value		Result							
[BR:l]	[IX]	[BR:l]	[IX]	[BR:l]	[IX]	SC			
						N	V	C	Z
5AH	42H	42H	42H	42H	42H	-	-	-	-

Code

	MSB				LSB			
	0	1	1	0	1	1	1	0
								6EH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect

Dst: Register indirect

Example

Set Value		Result							
[HL]	[IX]	[HL]	[IX]	[HL]	[IX]	SC			
						N	V	C	Z
5AH	42H	42H	42H	42H	42H	-	-	-	-

LD [ir], [IX] ||||||| Load location [IX] into location [ir reg.] ||||||| 3 cycles |||

Function $\texttt{[ir]} \leftarrow \texttt{[IX]}$

Loads the content of the data memory [IX] into the data memory [ir]. The data memory [IX] address has been specified by the IX register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

<i>Code</i>	MSB	LSB
	0 1 1 ir 0 1 1 0	66H/76H*

*	ir	Mnemonic	Code
	IX	LD [IX], [IX]	66H
	IY	LD [IY], [IX]	76H

Modern

Src: Register indirect

Dst: Register indirect

Example

Set Value		Result					
[Y]	[X]	[Y]	[X]	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

LD r, [IY] ||||||| Load location [IY] into r reg. ||||||| 2 cycles |||

Function $r \leftarrow [IY]$

Loads the content of the data memory that has been address specified by the IY register into the r register (A/B/L/H).

The content of the YP register becomes the page address of the data memory (MODEL2/3).

<i>Code</i>	MSB	LSB
	0 1 0 . 1 1 1	

Mode Src: Register indirect

Dst: Register direct

Example

Set Value		Result					
r	[Y]	r	[Y]	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

Flag

LD [BR:l], [IY] // Load location [IY] into location [BR:l] // 4 cycles //**Function** $[BR:l] \leftarrow [IY]$

Loads the content of the data memory [IY] into the data memory [BR:l]. The data memory [BR:l] address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification). The data memory [IY] address has been specified by the IY register.

The content of the EP register becomes the page address of the data memory [BR:l] and the content of the YP register becomes the page address of the data memory [IY] (MODEL2/3).

Code

MSB	LSB
0 1 1 1 1 1 1 1	7FH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: 8-bit absolute

Example

Set Value		Result			
[BR:l]	[IY]	[BR:l]	[IY]	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [HL], [IY] // Load location [IY] into location [HL] // 3 cycles //**Function** $[HL] \leftarrow [IY]$

Loads the content of the data memory [IY] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY] address has been specified by the IY register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY] (MODEL2/3).

Code

MSB	LSB
0 1 1 0 1 1 1 1	6FH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: Register indirect

Example

Set Value		Result			
[HL]	[IY]	[HL]	[IY]	SC	
				N	V
5AH	42H	42H	42H	-	-

LD [ir], [IY] // Load location [IY] into location [ir reg.] // 3 cycles //**Function** $[ir] \leftarrow [IY]$

Loads the content of the data memory [IY] into the data memory [ir]. The data memory [IY] address has been specified by the IY register. The data memory [ir] address has been specified by the ir register (IX/IY). The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: Register indirect

Example

Set Value		Result			
[IX]	[IY]	[IX]	[IY]	SC	
				N	V
5AH	42H	42H	42H	-	-

Code MSB LSB

0 1 1 ir 0 1 1 1	67H/77H*
------------------	----------

*	ir	Mnemonic	Code
IX	0	LD [IX], [IY]	67H
IY	1	LD [IY], [IY]	77H

LD r, [IX+dd] ////////////// Load location [IX + dd] into r reg. ////////////////////////////// 4 cycles //**Function** $r \leftarrow [IX+dd]$

Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the displacement dd into the r register (A/B/L/H). The displacement dd is handled as signed data and the range is -128 to 127. The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 0 0 0	40H/48H/50H/58H*
d d dd	

*	r	Mnemonic	Code
A	00	LD A, [IX+dd]	40H
B	01	LD B, [IX+dd]	48H
L	10	LD L, [IX+dd]	50H
H	11	LD H, [IX+dd]	58H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

Set Value		Result						SC			
r	[IX+dd]	r	[IX+dd]	SC				N	V	C	Z
				N	V	C	Z				
5AH	42H	42H	42H	-	-	-	-				

LD [HL], [IX+dd] ////////////// Load location [IX + dd] into location [HL] ////////////////////////////// 5 cycles //**Function** $[HL] \leftarrow [IX+dd]$

Loads the content of the data memory [IX+dd] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX+dd] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 0 0 0 0	60H
d d dd	

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register indirect

Example

Set Value		Result						SC			
[HL]	[IX+dd]	[HL]	[IX+dd]	SC				N	V	C	Z
				N	V	C	Z				
5AH	42H	42H	42H	-	-	-	-				

LD [ir], [IX+dd] // Load location [IX + dd] into location [ir reg.] // 5 cycles //**Function** $[ir] \leftarrow [IX+dd]$

Loads the content of the data memory [IX+dd] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IX+dd] address has been specified by the sum of the content of the IX register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 ir 1 0 0 0	68H/78H*
d d	dd

*

ir	Mnemonic	Code
IX 0	LD [IX], [IX+dd]	68H
IY 1	LD [IY], [IX+dd]	78H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register indirect

Example

Set	Value	Result			
		SC			
[ir]	[IX+dd]	[ir]	[IX+dd]	N	V C Z
5AH	42H	42H	42H	-	- - - -

LD r, [IY+dd] // Load location [IY + dd] into r reg. // 4 cycles //**Function** $r \leftarrow [IY+dd]$

Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the displacement dd into the r register (A/B/L/H).

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the YP register becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

Set	Value	Result			
		SC			
r	[IY+dd]	r	[IY+dd]	N	V C Z
5AH	42H	42H	42H	-	- - - -

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 0 0 1	41H/49H/51H/59H*
d d	dd

r	Mnemonic	Code
A 00	LD A, [IY+dd]	41H
B 01	LD B, [IY+dd]	49H
L 10	LD L, [IY+dd]	51H
H 11	LD H, [IY+dd]	59H

LD [HL], [IY+dd] // Load location [IY + dd] into location [HL] // 5 cycles //**Function** $[HL] \leftarrow [IY+dd]$

Loads the content of the data memory [IY+dd] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY+dd] address has been specified by the sum of the content of the IY register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY+dd] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 0 0 0 1	61H
d d	dd

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register indirect

Example

Set Value		Result					
[HL]	[IY+dd]	[HL]	[IY+dd]	SC			
5AH	42H	42H	42H	N	V	C	Z

LD [ir], [IY+dd] // Load location [IY + dd] into location [ir reg.] // 5 cycles //**Function** $[ir] \leftarrow [IX+dd]$

Loads the content of the data memory [IY+dd] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IY+dd] address has been specified by the sum of the content of the IY register and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 ir 1 0 0 1	69H/79H*
d d	dd

*

ir	Mnemonic	Code
IX 0	LD [IX], [IY+dd]	69H
IY 1	LD [IY], [IY+dd]	79H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement
Dst: Register indirect

Example

Set Value		Result					
[ir]	[IY+dd]	[ir]	[IY+dd]	SC			
5AH	42H	42H	42H	N	V	C	Z

LD r, [IX+L] // Load location [IX + L] into r reg. // 4 cycles //**Function** $r \leftarrow [IX+L]$

Loads the content of the data memory that has been address specified by the sum of the content of the IX register and the content of the L register into the r register (A/B/L/H). The content of the L register is handled as signed data and the range is -128 to 127. The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 0 1 0	42H/4AH/52H/5AH*

*	r	Mnemonic	Code
A	00	LD A, [IX+L]	42H
B	01	LD B, [IX+L]	4AH
L	10	LD L, [IX+L]	52H
H	11	LD H, [IX+L]	5AH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register direct

Example

Set	Value	Result					
		SC		N V C Z			
r	[IX+L]	r	[IX+L]	42H	42H	-	-

LD [HL], [IX+L] // Load location [IX + L] into location [HL] // 5 cycles //**Function** $[HL] \leftarrow [IX+L]$

Loads the content of the data memory [IX+L] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IX+L] address has been specified by the sum of the content of the IX register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127. The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register becomes the page address of the data memory [IX+L] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 0 0 1 0	62H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register indirect

Example

Set	Value	Result					
		SC		N V C Z			
[HL]	[IX+L]	[HL]	[IX+L]	42H	42H	-	-

LD [ir], [IX+L] ////////////// Load location [IX + L] into location [ir reg.] ////////////// 5 cycles //**Function** $[ir] \leftarrow [IX+L]$

Loads the content of the data memory [IX+L] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IX+L] address has been specified by the sum of the content of the IX register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 ir 1 0 1 0	6AH/7AH*

*

ir	Mnemonic	Code
IX 0	LD [IX], [IX+L]	6AH
IY 1	LD [IY], [IX+L]	7AH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register indirect

Example

Set Value		Result					
[ir]	[IX+L]	[ir]	[IX+L]	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

LD r, [IY+L] ////////////// Load location [IY + L] into r reg. ////////////// 4 cycles //**Function** $r \leftarrow [IY+L]$

Loads the content of the data memory that has been address specified by the sum of the content of the IY register and the content of the L register into the r register (A/B/L/H). The content of the L register is handled as signed data and the range is -128 to 127. The content of the YP register becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register direct

Example

Set Value		Result					
r	[IY+L]	r	[IY+L]	SC			
				N	V	C	Z
5AH	42H	42H	42H	-	-	-	-

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 0 r 0 1 1	43H/4BH/53H/5BH*

*	r	Mnemonic	Code
A	00	LD A, [IY+L]	43H
B	01	LD B, [IY+L]	4BH
L	10	LD L, [IY+L]	53H
H	11	LD H, [IY+L]	5BH

LD [HL], [IY+L] // Load location [IY + L] into location [HL] // 5 cycles //**Function** $[HL] \leftarrow [IY+L]$

Loads the content of the data memory [IY+L] into the data memory [HL]. The data memory [HL] address has been specified by the HL register. The data memory [IY+L] address has been specified by the sum of the content of the IY register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the EP register becomes the page address of the data memory [HL] and the content of the YP register becomes the page address of the data memory [IY+L] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 0 0 1 1	63H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register indirect

Example

Set Value	Result						
	SC		N V C Z				
[HL]	[IY+L]	[HL]	[IY+L]				
5AH	42H	42H	42H	-	-	-	-

LD [ir], [IY+L] // Load location [IY + L] into location [ir reg.] // 5 cycles //**Function** $[ir] \leftarrow [IY+L]$

Loads the content of the data memory [IY+L] into the data memory [ir]. The data memory [ir] address has been specified by the ir register (IX/IY). The data memory [IY+L] address has been specified by the sum of the content of the IY register and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 1 1 0 ir 1 0 1 1	6BH/7BH*

*

ir	Mnemonic	Code
IX 0	LD [IX], [IY+L]	6BH
IY 1	LD [IY], [IY+L]	7BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with index register
Dst: Register indirect

Example

Set Value	Result						
	SC		N V C Z				
[ir]	[IY+L]	[ir]	[IY+L]				
5AH	42H	42H	42H	-	-	-	-

LD rp, rp' ////////////// Load rp' reg. into rp reg. //////////////////// 2 cycles //**Function rp ← rp'**

Loads the content of the rp' register (BA/HL/IX/IY) into the rp register (BA/HL/IX/IY).

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
1 1 1 0 rp rp' *	

*

rp'	BA	HL	IX	IY
rp	(0,0)	(0,1)	(1,0)	(1,1)
BA(0,0)	E0H	E1H	E2H	E3H
HL(0,1)	E4H	E5H	E6H	E7H
IX(1,0)	E8H	E9H	EAH	EBH
IY(1,1)	ECH	EDH	EEH	EFH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result					
rp	rp'	rp	rp'	SC			
				N	V	C	Z
3521H	E964H	E964H	E964H	-	-	-	-

(rp≠rp')

LD BA, PC ////////////// Load PC into BA reg. //////////////////// 2 cycles //**Function BA ← PC + 2**

Loads the content of the program counter (PC) into the BA register. The value that has been loaded is top address of this instruction + 2.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
1 1 1 1 1 0 0 1	F9H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result					
BA	PC	BA	PC	SC			
				N	V	C	Z
3521H	E964H	E964H	E964H	-	-	-	-

LD BA, SP ////////////// Load SP into BA reg. //////////////////// 2 cycles //**Function BA ← SP**

Loads the content of the stack pointer (SP) into the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
1 1 1 1 1 0 0 0	F8H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register direct
Dst: Register direct

Example

Set Value		Result					
BA	SP	BA	SP	SC			
				N	V	C	Z
3521H	E964H	E964H	E964H	-	-	-	-

LD HL, PC //////////////// Load PC into HL reg. //////////////// 2 cycles //**Function** $HL \leftarrow PC + 2$

Loads the content of the program counter (PC) into the HL register. The value that has been loaded is top address of this instruction + 2.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 1 1 0 1 0 1	F5H	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
HL	PC	HL	PC	SC	
				N	V
3521H	E964H	E964H	E964H	-	-

LD HL, SP //////////////// Load SP into HL reg. //////////////// 2 cycles //**Function** $HL \leftarrow SP$

Loads the content of the stack pointer (SP) into the HL register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 1 1 0 1 0 0	F4H	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
HL	SP	HL	SP	SC	
				N	V
3521H	E964H	E964H	E964H	-	-

LD IX, SP //////////////// Load SP into IX reg. //////////////// 2 cycles //**Function** $IX \leftarrow SP$

Loads the content of the stack pointer (SP) into the IX register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 1 1 1 0 1 0	FAH	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
IX	SP	IX	SP	SC	
				N	V
3521H	E964H	E964H	E964H	-	-

LD IY, SP //////////////// Load SP into IY reg. //////////////// 2 cycles //**Function** $IY \leftarrow SP$

Loads the content of the stack pointer (SP) into the IY register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 1 1 1 1 1 0	FEH	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
IY	SP	IY	SP	SC	
				N	V
3521H	E964H	E964H	E964H	-	-

LD SP, rp ////////////// Load rp reg. into SP //////////////////// 2 cycles //**Function** $SP \leftarrow rp$

Loads the content of the rp register (BA/HL/IX/IY) into the stack pointer (SP).

Code

MSB								LSB
1	1	0	0	1	1	1	1	CFH
1	1	1	1	0	0	rp		F0H–F3H*

*

rp	Mnemonic	Code
BA 00	LD SP, BA	F0H
HL 01	LD SP, HL	F1H
IX 10	LD SP, IX	F2H
IY 11	LD SP, IY	F3H

Flag

I1	I0	U	D	N	V	C	Z
—	—	—	—	—	—	—	—

Mode

Src: Register direct

Dst: Register direct

Example

Set Value		Result			
SP	rp	SP	rp	SC	
				N	V
3521H	E964H	E964H	E964H	—	—

LD [hhll], rp ////////////// Load rp reg. into location [hhll] //////////////////// 5 cycles //**Function** $[hhll] \leftarrow rp(L), [hhll+1] \leftarrow rp(H)$ Stores the lower byte of the rp register (BA/HL/IX/IY) in the address $hhll$ of the data memory and stores the upper byte in the following address $hhll+1$.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	0	1	1	1	1	rp		BCH–BFH*
<i>l</i>	<i>l</i>							<i>ll</i>

								hh

*

rp	Mnemonic	Code
BA 00	LD [hhll], BA	BCH
HL 01	LD [hhll], HL	BDH
IX 10	LD [hhll], IX	BEH
IY 11	LD [hhll], IY	BFH

Flag

I1	I0	U	D	N	V	C	Z
—	—	—	—	—	—	—	—

Mode

Src: Register direct

Dst: 16-bit absolute

Example

Set Value		Result			
rp	[hhll]	[hhll+1]	rp	SC	
				N	V
E964H	64H	E9H	E964H	—	—

LD [hhll], SP ////////////// Load SP into location [hhll] ////////////// 6 cycles //

Function $[hhll] \leftarrow SP(L), [hhll+1] \leftarrow SP(H)$
 Stores the lower byte of the stack pointer (SP) in the address $hhll$ of the data memory and stores the upper byte in the following address $hhll+1$.
 The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
		CFH
		7CH
		ll
		hh

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Src: Register direct
 Dst: 16-bit absolute

Example

Set Value	Result						
	SP	[hhll]	[hhll+1]	SP	SC	N	V
					C	Z	
E964H	64H	E9H	E964H	-	-	-	-

LD [HL], rp ////////////// Load rp reg. into location [HL] ////////////// 5 cycles //

Function $[HL] \leftarrow rp(L), [HL+1] \leftarrow rp(H)$
 Stores the lower byte of the rp register (BA/HL/IX/IY) in the address of the data memory that has been specified by the content of the HL register and stores the upper byte in the following address.
 The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
		CFH
		C4H-C7H*

*	rp	Mnemonic	Code
	BA 00	LD [HL], BA	C4H
	HL 01	LD [HL], HL	C5H
	IX 10	LD [HL], IX	C6H
	IY 11	LD [HL], IY	C7H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Src: Register direct
 Dst: Register indirect

Example

Set Value	Result						
	rp	[HL]	[HL+1]	rp	SC	N	V
					C	Z	
E964H	64H	E9H	E964H	-	-	-	-

LD [IX], rp ////////////// Load rp reg. into location [IX] //////////////////// 5 cycles**Function** $[IX] \leftarrow rp(L), [IX+1] \leftarrow rp(H)$

Stores the lower byte of the rp register (BA/HL/IX/IY) in the address of the data memory that has been specified by the content of the IX register and stores the upper byte in the following address.

The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	1	CFH
1	1	0	1	0	1	rp		D4H-D7H*

*	rp	Mnemonic	Code
BA	00	LD [IX], BA	D4H
HL	01	LD [IX], HL	D5H
IX	10	LD [IX], IX	D6H
IY	11	LD [IX], IY	D7H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Src: Register direct
Dst: Register indirect

Example

Set Value	rp	Result				SC
		[IX]	[IX+1]	rp	SC	
					N	V
E964H	64H	E9H	E964H	-	-	-

LD [IY], rp ////////////// Load rp reg. into location [IY] //////////////////// 5 cycles //**Function** $[IY] \leftarrow rp(L), [IY+1] \leftarrow rp(H)$

Stores the lower byte of the rp register (BA/HL/IX/IY) in the address of the data memory that has been specified by the content of the IY register and stores the upper byte in the following address.

The content of the YP register becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	1	CFH
1	1	0	1	1	1	rp		DCH-DFH*

*	rp	Mnemonic	Code
BA	00	LD [IY], BA	DCH
HL	01	LD [IY], HL	DDH
IX	10	LD [IY], IX	DEH
IY	11	LD [IY], IY	DFH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Src: Register direct
Dst: Register indirect

Example

Set Value	rp	Result				SC
		[IY]	[IY+1]	rp	SC	
					N	V
E964H	64H	E9H	E964H	-	-	-

LD [SP+dd], rp // Load rp reg. into location [SP + dd] // 6 cycles //

Function $[SP+dd] \leftarrow rp(L), [SP+dd+1] \leftarrow rp(H)$
 Stores the lower byte of the rp register (BA/HL/IX/IY) in the address of the data memory that has been specified by the sum of the content of the SP and the displacement dd, and stores the upper byte in the following address.
 The displacement dd is handled as signed data and the range is -128 to 127.

Code	MSB	LSB								
	<table border="1"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> </table>	1	1	0	0	1	1	1	1	CFH
1	1	0	0	1	1	1	1			
	<table border="1"> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>rp</td></tr> </table>	0	1	1	1	0	1	rp	74H-77H*	
0	1	1	1	0	1	rp				
	<table border="1"> <tr><td>d</td><td>d</td></tr> </table>	d	d	dd						
d	d									

*	rp	Mnemonic	Code
	BA 00	LD [SP], BA	74H
	HL 01	LD [SP], HL	75H
	IX 10	LD [SP], IX	76H
	IY 11	LD [SP], IY	77H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Src: Register direct
 Dst: Register indirect with displacement

Example

Set	Value	Result					
		[SP+dd]	[SP+dd+1]	rp	SC		
rp	E964H	E9H	E964H	N	V	C	Z

LD rp, #mmnn // Load immediate data mmnn into rp reg. // 3 cycles //

Function $rp \leftarrow mmnn$
 Loads the 16-bit immediate data mmnn into the rp register (BA/HL/IX/IY).

Code	MSB	LSB							
	<table border="1"> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>rp</td></tr> </table>	1	1	0	0	0	1	rp	C4H-C7H*
1	1	0	0	0	1	rp			
	<table border="1"> <tr><td>n</td><td>n</td></tr> </table>	n	n	nn					
n	n								
	<table border="1"> <tr><td>m</td><td>m</td></tr> </table>	m	m	mm					
m	m								

*	rp	Mnemonic	Code
	BA 00	LD BA, #mmnn	C4H
	HL 01	LD HL, #mmnn	C5H
	IX 10	LD IX, #mmnn	C6H
	IY 11	LD IY, #mmnn	C7H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Src: Immediate data
 Dst: Register direct

Set	Value	Result					
		rp	mmnn	rp	mmnn	SC	
rp	E964H	E964H	E964H	N	V	C	Z

LD SP, #mmnn ////////////// Load immediate data mmnn into SP ////////////////////////////// 4 cycles //**Function** $SP \leftarrow mmnn$

Loads the 16-bit immediate data mmnn into the stack pointer (SP).

Code

MSB	LSB
1 1 0 0	1 1 1 1 CFH
0 1 1 0	1 1 1 0 6EH
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Immediate data

Dst: Register direct

Example

Set Value		Result					
SP	mmnn	SP	mmnn	SC			
				N	V	C	Z
3521H	E964H	E964H	E964H	-	-	-	-

LD rp, [hhll] ////////////// Load location [hhll] into rp reg. ////////////////////////////// 5 cycles //**Function** $rp(L) \leftarrow [hhll], rp(H) \leftarrow [hhll+1]$

Loads the content of the data memory that has been address specified by the 16-bit immediate data hhll into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: 16-bit absolute

Dst: Register direct

Example

Set Value			Result				
rp	[hhll]	[hhll+1]	rp	SC			
			rp	N	V	C	Z
3521H	64H	E9H	E964H	-	-	-	-

Code

MSB	LSB
1 0 1 1 1 0	rp B8H-BBH*
l l	ll
h h	hh

*	rp	Mnemonic	Code
BA	00	LD BA, [hhll]	B8H
HL	01	LD HL, [hhll]	B9H
IX	10	LD IX, [hhll]	BAH
IY	11	LD IY, [hhll]	BBH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD SP, [hhll] ////////////// Load location [hhll] into SP ////////////// 6 cycles //**Function** $\text{SP}(\text{L}) \leftarrow [\text{hhll}], \text{SP}(\text{H}) \leftarrow [\text{hhll}+1]$

Loads the content of the data memory that has been address specified by the 16-bit immediate data hhll into the stack pointer (SP) as the lower byte and loads the content of the following address as the upper byte. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode
Src: 16-bit absolute
Dst: Register direct

Example

SP	[hhll]	[hhll+1]	SP	Result			
				SC			
N	V	C	Z				
3521H	64H	E9H	E964H	-	-	-	-

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	0 1 1 1 1 0 0 0	78H
	l l	ll
	h h	hh

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

LD rp, [HL] ////////////// Load location [HL] into rp reg. ////////////// 5 cycles //**Function** $\text{rp}(\text{L}) \leftarrow [\text{HL}], \text{rp}(\text{H}) \leftarrow [\text{HL}+1]$

Loads the content of the data memory that has been address specified by the HL register into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode
Src: Register indirect
Dst: Register direct

Example

rp	[HL]	[HL+1]	rp	Result			
				SC			
N	V	C	Z				
3521H	64H	E9H	E964H	-	-	-	-

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	1 1 0 0 0 0 0 rp	C0H-C3H*

*	rp	Mnemonic	Code
BA	00	LD BA, [HL]	C0H
HL	01	LD HL, [HL]	C1H
IX	10	LD IX, [HL]	C2H
IY	11	LD IY, [HL]	C3H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

LD rp, [IX] ////////////// Load location [IX] into rp reg. //////////////////// 5 cycles //**Function** $rp(L) \leftarrow [IX], rp(H) \leftarrow [IX+1]$

Loads the content of the data memory that has been address specified by the IX register into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte.
The content of the XP register becomes the page address of the data memory (MODEL2/3).

Code

	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 0 1 0 0 rp	D0H-D3H*	

*	rp	Mnemonic	Code
BA	00	LD BA, [IX]	D0H
HL	01	LD HL, [IX]	D1H
IX	10	LD IX, [IX]	D2H
IY	11	LD IY, [IX]	D3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect
Dst: Register direct

Example

rp	Set Value		rp	Result				
	[IX]	[IX+1]		SC		N	V	C
3521H	64H	E9H	E964H	-	-	-	-	-

LD rp, [IY] ////////////// Load location [IY] into rp reg. //////////////////// 5 cycles //**Function** $rp(L) \leftarrow [IY], rp(H) \leftarrow [IY+1]$

Loads the content of the data memory that has been address specified by the IY register into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte.
The content of the YP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register indirect
Dst: Register direct

Example

rp	Set Value		rp	Result				
	[IY]	[IY+1]		SC		N	V	C
3521H	64H	E9H	E964H	-	-	-	-	-

Code

	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 1 0 1 1 0 rp	D8H-DBH*	

*	rp	Mnemonic	Code
BA	00	LD BA, [IY]	D8H
HL	01	LD HL, [IY]	D9H
IX	10	LD IX, [IY]	DAH
IY	11	LD IY, [IY]	DBH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

LD rp, [SP+dd] // Load location [SP + dd] into rp reg. // 6 cycles //**Function** $rp(L) \leftarrow [SP+dd], rp(H) \leftarrow [SP+dd+1]$

Loads the content of the data memory that has been address specified by the sum of the content of the SP and the displacement dd into the rp register (BA/HL/IX/IY) as the lower byte and loads the content of the following address as the upper byte.
The displacement dd is handled as signed data and the range is -128 to 127.

Code

MSB	LSB
<code>1 1 0 0 1 1 1 1</code>	CFH
<code>0 1 1 1 0 0 rp</code>	70H-73H*
<code> d d</code>	dd

*	rp	Mnemonic	Code
BA	00	LD BA, [SP+dd]	70H
HL	01	LD HL, [SP+dd]	71H
IX	10	LD IX, [SP+dd]	72H
IY	11	LD IY, [SP+dd]	73H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode

Src: Register indirect with displacement

Dst: Register direct

Example

Set Value			Result			
rp	[SP+dd]	[SP+dd+1]	rp	SC		
				N	V	C
3521H	64H	E9H	E964H	-	-	-

MLT // Multiply // 12 cycles //**Function** $HL \leftarrow L * A$

Multiplies the content of the L register by the content of the A register and stores the result in the HL register.

Code

MSB	LSB
<code>1 1 0 0 1 1 1 0</code>	CEH
<code>1 1 0 1 1 0 0 0</code>	D8H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	0	0	↑

Mode

Implide (Register direct)

Example

Set Value		Result			
L	A	HL	SC		
			N	V	C
00H	64H	0000H	0	0	0
64H	58H	2260H	0	0	0
A5H	93H	5EBFH	0	0	0
C8H	A5H	80E8H	1	0	0

Note

This instruction cannot be used in the MODE0/2.

NEG r // Negate r reg. // 3 cycles //**Function** $r \leftarrow 0 - r$

Subtracts the content of the r register (A/B) from 0 (creates two compliment) and stores the result in the r register.

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 0 0 1 0 r	A4H/A5H*

*	r	Mnemonic	Code
	A 0	NEG A	A4H
	B 1	NEG B	A5H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode Register direct**Example**

Set Value	Result				
	r	SC			
		N	V	C	Z
57H	A9H	1	0	1	0
00H	00H	0	0	0	1
2BH	D5H	1	0	1	0
80H	80H	1	1	1	0
57	43	0	0	1	0
57	03	0	0	1	0

NEG [BR:lI] // Negate location [BR:lI] // 5 cycles //**Function** $[BR:lI] \leftarrow 0 - [BR:lI]$

Subtracts the content of the data memory from 0 (creates two compliment) and stores the result in the same address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 0 0 1 1 0	A6H
	l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode 8-bit absolute**Example**

Set Value	Result				
	[BR:lI]	SC			
		N	V	C	Z
57H	A9H	1	0	1	0
00H	00H	0	0	0	1
2BH	D5H	1	0	1	0
80H	80H	1	1	1	0
57	43	0	0	1	0
57	03	0	0	1	0

NEG [HL] // Negate location [HL] // 4 cycles //**Function** $[HL] \leftarrow 0 - [HL]$

Subtracts the content of the data memory that has been address specified by the HL register from 0 (creates two compliment) and stores the result in that address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 0 0 1 1 1	A7H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↓	↑	↓	↑

Mode Register indirect**Example**

Set Value	Result				
	[HL]	SC			
		N	V	C	Z
57H	A9H	1	0	1	0
00H	00H	0	0	0	1
2BH	D5H	1	0	1	0
80H	80H	1	1	1	0
57	43	0	0	1	0
57	03	0	0	1	0

NOP //////////////// No Operation //////////////////////////////// 2 cycles //**Function** **No Operation**

Expends 2 cycles without doing an operation that otherwise exerts an affect. The program counter (PC) is incremented (+1).

Code

MSB								LSB
1	1	1	1	1	1	1	1	FFH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

OR A, r //////////////// Logical OR of r reg. and A reg. //////////////////////////////// 2 cycles //**Function** **A \leftarrow A \vee r**

Takes a logical sum of the content of the r register (A/B) and the content of the A register and stores the result in the A register.

Code

MSB								LSB
0	0	1	0	1	0	0	r	28H/29H*

*	r	Mnemonic	Code
A	0	OR A, A	28H
B	1	OR A, B	29H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register direct

Dst: Register direct

Example

A	B	A	Result					
			S	C	N	V	C	Z
32H	6CH	7EH	0	-	-	-	0	0
86H	41H	C7H	1	-	-	-	0	0

OR A, #nn //////////////// Logical OR of immediate data nn and A reg. //////////////////////////////// 2 cycles //**Function** **A \leftarrow A \vee nn**

Takes a logical sum of the 8-bit immediate data nn and the content of the A register and stores the result in the A register.

Code

MSB								LSB
0	0	1	0	1	0	1	0	2AH
n n								

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: Register direct

Example

A	nn	A	Result					
			S	C	N	V	C	Z
32H	6CH	7EH	0	-	-	-	0	0
86H	41H	C7H	1	-	-	-	0	0

OR A, [BR:l] // Logical OR of location [BR:l] and A reg. // 3 cycles //**Function A ← A ∨ [BR:l]**

Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 1 1 0 0	2CH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: 8-bit absolute
Dst: Register direct

Example

Set Value		Result				
A	[BR:l]	A	SC			
			N	V	C	Z
32H	6CH	7EH	0	-	-	0
86H	41H	C7H	1	-	-	0

OR A, [hhll] // Logical OR of location [hhll] and A reg. // 4 cycles //**Function A ← A ∨ [hhll]**

Takes a logical sum of the content of the data memory that has been address specified by the 16-bit absolute address *hhll* and the content of the A register and stores the result in the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 1 1 0 1	2DH
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: 16-bit absolute
Dst: Register direct

Example

Set Value		Result				
A	[hhll]	A	SC			
			N	V	C	Z
32H	6CH	7EH	0	-	-	0
86H	41H	C7H	1	-	-	0

OR A, [HL] // Logical OR of location [HL] and A reg. // 2 cycles //**Function A ← A ∨ [HL]**

Takes a logical sum of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 1 0 1 1	2BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect
Dst: Register direct

Example

Set Value		Result				
A	[HL]	A	SC			
			N	V	C	Z
32H	6CH	7EH	0	-	-	0
86H	41H	C7H	1	-	-	0

OR A, [ir] // Logical OR of location [ir reg.] and A reg. // 2 cycles //**Function** $A \leftarrow A \vee [ir]$

Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 0 1 1 1	ir 2EH/2FH*

*	ir	Mnemonic	Code
IX	0	OR A, [IX]	2EH
IY	1	OR A, [IY]	2FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[ir]	A	Set Value				Result			
			SC				N V C Z			
			N	V	C	Z	N	V	C	Z
32H	6CH	7EH	0	-	-	0	32H	6CH	7EH	0
86H	41H	C7H	1	-	-	0	86H	41H	C7H	1

OR A, [ir+dd] // Logical OR of location [ir reg. + dd] and A reg. // 4 cycles //**Function** $A \leftarrow A \vee [ir+dd]$

Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 0 1 0 0	ir 28H/29H*
d d	dd

*	ir	Mnemonic	Code
IX	0	OR A, [IX+dd]	28H
IY	1	OR A, [IY+dd]	29H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect with displacement

Dst: Register direct

Example

A	[ir+dd]	A	Set Value				Result			
			SC				N V C Z			
			N	V	C	Z	N	V	C	Z
32H	6CH	7EH	0	-	-	0	32H	6CH	7EH	0
86H	41H	C7H	1	-	-	0	86H	41H	C7H	1

OR A, [ir+L] ////////////// Logical OR location [ir reg. + L] and A reg. ////////////// 4 cycles //**Function A $\leftarrow A \vee [ir+L]$**

Takes a logical sum of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	0 0 1 0 1 0 1 ir	2AH/2BH*

*	ir	Mnemonic	Code
IX 0	OR A, [IX+L]	2AH	
IY 1	OR A, [IY+L]	2BH	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Register indirect with index register
Dst: Register direct

Example	Set Value		Result					
	A	[Ir+L]	A		SC			
				N	V	C	Z	
	32H	6CH	7EH	0	-	-	0	
	86H	41H	C7H	1	-	-	0	

OR B, #nn ////////////// Logical OR of immediate data nn and B reg. ////////////// 3 cycles //**Function B $\leftarrow B \vee nn$**

Takes a logical sum of the 8-bit immediate data nn and the content of the B register and stores the result in the B register.

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 1 0 1 0 0	B4H
	n n	nn

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Immediate data
Dst: Register direct

Example	Set Value		Result					
	B	nn	B		SC			
				N	V	C	Z	
	32H	6CH	7EH	0	-	-	0	
	86H	41H	C7H	1	-	-	0	

OR L, #nn ////////////// Logical OR of immediate data nn and L reg. ////////////// 3 cycles //**Function L $\leftarrow L \vee nn$**

Takes a logical sum of the 8-bit immediate data nn and the content of the L register and stores the result in the L register.

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 1 0 1 0 1	B5H
	n n	nn

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode
Src: Immediate data
Dst: Register direct

Example	Set Value		Result					
	L	nn	L		SC			
				N	V	C	Z	
	32H	6CH	7EH	0	-	-	0	
	86H	41H	C7H	1	-	-	0	

OR H, #nn ||||||| Logical OR of immediate data nn and H reg. ||||||| 3 cycles |||**Function** $H \leftarrow H \vee nn$

Takes a logical sum of the 8-bit immediate data nn and the content of the H register and stores the result in the H register.

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 1 1 0 1 1 0	B6H
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data
Dst: Register direct

Example

Set Value		Result					
H	nn	H	SC				Z
			N	V	C		
32H	6CH	7EH	0	-	-	0	
86H	41H	C7H	1	-	-	0	

OR SC, #nn ||||||| Logical OR of immediate data nn and SC ||||||| 3 cycles |||**Function** $SC \leftarrow SC \vee nn$

Takes a logical sum of the 8-bit immediate data nn and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).

Code

MSB	LSB
1 0 0 1 1 1 0 1	9DH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
↑	↑	↑	↑	↑	↑	↑	↑

Mode

Src: Immediate data
Dst: Register direct

Example

Set Value		Result					
SC	nn	SC					
		I1	I0	U	D	N	Z
32H	6CH	0	1	1	1	1	0
86H	41H	1	1	0	0	0	1

OR [BR:lI], #nn ||||| Logical OR of immediate data nn and location [BR:lI] ||||| 5 cycles |||**Function** $[BR:lI] \leftarrow [BR:lI] \vee nn$

Takes a logical sum of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification).
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 1 1 0 0 1	D9H
l l	ll
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data
Dst: 8-bit absolute

Example

Set Value		Result					
[BR:lI]	nn	[BR:lI]	SC				Z
			N	V	C	Z	
32H	6CH	7EH	0	-	-	0	
86H	41H	C7H	1	-	-	0	

OR [HL], A ////////////// Logical OR of A reg. and location [HL] ////////////// 4 cycles //**Function** $[HL] \leftarrow [HL] \vee A$

Takes a logical sum of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 0 1 1 0 0	2CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register direct
Dst: Register indirect

Example

Set Value		Result					
[HL]	A	[HL]	SC				
			N	V	C	Z	
32H	6CH	7EH	0	-	-	0	
86H	41H	C7H	1	-	-	0	

OR [HL], #nn ////////////// Logical OR of immediate data nn and location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] \vee nn$

Takes a logical sum of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 0 1 1 0 1	2DH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data
Dst: Register indirect

Example

Set Value		Result					
[HL]	nn	[HL]	SC				
			N	V	C	Z	
32H	6CH	7EH	0	-	-	0	
86H	41H	C7H	1	-	-	0	

OR [HL], [ir] ////////////// Logical OR of location [ir reg.] to location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] \vee [ir]$

Takes a logical sum of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB	
1 1 0 0 1 1 1 0	CEH	
0 0 1 0 1 1 1 ir	2EH/2FH*	
ir	Mnemonic	Code
IX 0	OR [HL], [IX]	2EH
IY 1	OR [HL], [IY]	2FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect
Dst: Register indirect

Example

Set Value		Result					
[HL]	[ir]	[HL]	SC				
			N	V	C	Z	
32H	6CH	7EH	0	-	-	0	
86H	41H	C7H	1	-	-	0	

PACK ||||| Pack BA reg. to A reg. ||||| 2 cycles |||

Function	
Packs the content of the BA register and stores it in the A register. The upper 4 bits of the A register are substituted for the content of the lower 4 bits of the B register.	

<i>Mode</i>	Implide (Register direct)						
<i>Example</i>	Set	Value	Result				
	BA	A	B	SC			
				N	V	C	Z
	38C4H	84H	38H	-	-	-	-

<i>Code</i>	MSB	LSB
	1 1 0 1 1 1 1 0	DE

POP r ||| Pop top of stack into r reg. ||| 3 cycles |||


Function	r ← [SP], SP ← SP + 1
	Loads the content of the address indicated by the stack pointer (SP) into the r register (A/B/L/H) and increments (+1) the SP.

<i>Code</i>	MSB	LSB
	<u>1 1 0 0 1 1 1 1</u>	CFH
	<u>1 0 1 1 0 1 r</u>	B4H-B7H

Mode Register direct

Example Executes "POP A"

*	r	Mnemonic	Code
A	00	POP A	B4H
B	01	POP B	B5H
L	10	POP L	B6H
H	11	POP H	B7H




POP rp ||| Pop top of stack into rp reg. ||| 3 cycles |||

Function	rp(L) \leftarrow [SP], rp(H) \leftarrow [SP+1], SP \leftarrow SP + 2
	Loads the content of the 2 bytes from the address indicated by the stack pointer (SP) in the sequence of the lower byte, then the upper byte of the rp register (BA/HL/IX/IY) and adds 2 to the SP.

<i>Code</i>	MSB	LSB
	1 0 1 0 1 0 rp	A8H-ABH*

*	rp	Mnemonic	Code
BA	00	POP BA	A8H
HL	01	POP HL	A9H
IX	10	POP IX	AAH
IY	11	POP IY	ABH



POP ALE ////////////// Pop all registers including expand registers ////////////// 14 cycles //**Function POP IP, EP, BR, IY, IX, HL, BA**

Pops the content of the address indicated by the stack pointer (SP) in the sequence of IP (XP/YP), EP, BR, IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the "PUSH ALE" instruction. 12, which corresponds to the number of bytes that have been popped, is added to the SP.

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	1 0 1 1 1 1 0 1	BDH

Flag	I1	I0	U	D	N	V	C	Z
	↓	↓	↓	↓	↓	↓	↓	↑

Mode Implide (Register direct)

Example In case of SP = FFF4H, when "POP ALE" is executed, the content of the stack as shown in the below figure returns to the respective register and becomes SP = 0000H.

00FFF4H	IX(L)	00FFF4H	YP
00FFF5H	IX(H)	00FFF5H	XP
00FFF6H	L	00FFF6H	EP
00FFF7H	H	00FFF7H	BR
00FFF8H	A	00FFF8H	IY(L)
00FFF9H	B	00FFF9H	IY(H)

Note This instruction cannot be used in the MODEL0/1.

POP ALL ////////////// Pop all registers ////////////// 11 cycles //**Function POP BR, IY, IX, HL, BA**

Pops the content of the address indicated by the stack pointer (SP) in the sequence of BR, IY, IX, HL and BA register. It can once return the content of the register that has been batch evacuated by the "PUSH ALL" instruction. 9, which corresponds to the number of bytes that have been popped, is added to the SP.

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	1 0 1 1 1 1 0 0	BCH

Flag	I1	I0	U	D	N	V	C	Z
	↓	↓	↓	↓	↓	↓	↓	↑

Mode Implide (Register direct)

Example In case of SP = FFF7H, when "POP ALL" is executed, the content of the stack as shown in the below figure returns to the respective register and becomes SP = 0000H.

00FFF7H	L	00FFF7H	BR
00FFF8H	H	00FFF8H	IY(L)
00FFF9H	A	00FFF9H	IY(H)
00FFFAH	B	00FFFAH	IX(L)
00FFFBH		00FFFBH	IX(H)

PUSH r // Push r reg. onto stack // 3 cycles //**Function** $[SP-1] \leftarrow r, SP \leftarrow SP - 1$

Stores the content of the r register (A/B/L/H) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).

The SP is decremented (-1).


Code

	MSB	LSB	
	1 1 0 0 1 1 1 1	CFH	
	1 0 1 1 0 0 r	B0H-B3H*	

*	r	Mnemonic	Code
A	00	PUSH A	B0H
B	01	PUSH B	B1H
L	10	PUSH L	B2H
H	11	PUSH H	B3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Register direct**Example** Executes "PUSH A"**PUSH rp** // Push rp reg. onto stack // 4 cycles //**Function** $[SP-1] \leftarrow rp(L), [SP-2] \leftarrow rp(H), SP \leftarrow SP - 2$

Stores the content of the rp register (BA/HL/IX/IY) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP) and in the one preceding address in the sequence of the upper byte, then the lower byte.

2 is subtracted from the SP.


Code

	MSB	LSB	
	1 0 1 0 0 0 rp	A0H-A3H*	

*	rp	Mnemonic	Code
BA	00	PUSH BA	A0H
HL	01	PUSH HL	A1H
IX	10	PUSH IX	A2H
IY	11	PUSH IY	A3H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	-	-	-	-

Mode Register direct**Example** Executes "PUSH BA"

PUSH BR ||||||| Push BR reg. onto stack ||||||| 3 cycles |||

Function [SP-1] \leftarrow BR, SP \leftarrow SP - 1

Stores the content of the BR register in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).
The SP is decremented (-1).

The SP is decremented (-1).

<i>Code</i>	MSB	LSB
	1 0 1 0 0 1 0 0	A4H

Mode Register direct

Example

The diagram illustrates the state of the stack before and after the execution of a BR instruction. It shows two rows of memory addresses and their corresponding values. The first row, labeled 'Before execution', contains the address 5AH with the value 0000H. The second row, labeled 'After execution', contains the address 5AH with the value FFFFH. A bracket on the right side of the diagram is labeled 'Stack' and spans both rows, indicating that the stack grows downwards. An arrow points from the 5AH address in the 'Before execution' row to the 5AH address in the 'After execution' row, indicating that the stack has moved.

PUSH EP ||||||| Push EP reg. onto stack ||||||| 3 cycles

Function [SP-1] \leftarrow EP, SP \leftarrow SP - 1

Stores the content of the EP register in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).

The SP is decremented (-1).

<i>Code</i>	MSB	LSB
	1 0 1 0 0 1 0 1	A5H

Mode Register direct

Example

	EP	SP	
Before execution	5AH	0000H	
After execution	5AH	FFFFH	<p>Stack 5AH (EP) 00FFFF</p>

Note This instruction cannot be used in the MODEL0/1.

PUSH IP ||||||| Push IP reg. onto stack ||||||| 4 cycles ||||

Function $[\text{SP-1}] \leftarrow \text{XP}, [\text{SP-2}] \leftarrow \text{YP}, \text{SP} \leftarrow \text{SP} - 2$

Stores the content of the XP register and the YP register in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP), and the one preceding address.

2 is subtracted from the SP.

<i>Code</i>	MSB	LSB
	1 0 1 0 0 1 1 0	A6H

Mode Register direct

Example Executes "PUSH IP"

	XP	YP	SP	
Before execution	23H	5AH	0000H	Stack 5AH (YP) 00FFFFEH
After execution	23H	5AH	FFFEH	23H (XP) 00FFFFFFH

Note This instruction cannot be used in the MODEL0/1.

PUSH SC ||||||| Push SC onto stack ||||||| 3 cycles |||

Function [SP-1] \leftarrow SC, SP \leftarrow SP - 1

Stores the content of the system condition flag (SC) in the address indicated by the content resulting from the subtraction of 1 from the stack pointer (SP).
The SP is decremented (-1).

<i>Code</i>	MSB	LSB
	1 0 1 0 0 1 1 1	A7H

	SC	SP	
Before execution	5AH	0000H	
After execution	5AH	FFFFH	 Stack

PUSH ALE ||||||| Push all registers including expand registers ||||||| 15 cycles |||

Function **PUSH BA, HL, IX, IY, BR, EP, IF**

Pushes the content of the registers in the sequence of BA, HL, IX, IY, BR, EP and IP (XP/YP) from the address indicated by the stack pointer (SP) toward the lower address. 12, which corresponds to the number of bytes pushed, is subtracted from the SP. Evacuates the registers for MODEL2/3 use.

<i>Code</i>	MSB	LSB
	A 8-bit binary sequence starting with 1 and ending with 1.	CFH
	A 8-bit binary sequence starting with 1 and ending with 1.	B9H

00FFF4H	YP
00FFF5H	XP
00FFF6H	EP
00FFF7H	BR
00FFF8H	IY _(L)
00FFF9H	IY _(H)

Note This instruction cannot be used in the MODEL0/1.

PUSH ALL ||||||| Push all registers ||||||| 12 cycles ||||

Function **PUSH BA, HL, IX, IY, BR**

Pushes the content of the registers in the sequence of BA, HL, IX, IY and BR from the address indicated by the stack pointer (SP) toward the lower address. 9, which corresponds to the number of bytes pushed, is subtracted from the SP.
Evacuates the registers for MODEL0/1 use.

<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	1 0 1 1 1 0 0 0	B8H

00FFFCH	L	00FFF7H	BR
00FFFDH	H	00FFF8H	IY(L)
00FFEIH	A	00FFF9H	IY(H)
00FFFFH	B	00FFFAH	IX(L)
		00FFFBH	IX(H)

RET ||||||| Return from subroutine ||||||| 3(MIN)/4(MAX) cycles |||

Function <MODEL0/1, MODEL2/3-minimum>
 $\text{PC(L)} \leftarrow [\text{SP}]$, $\text{PC(H)} \leftarrow [\text{SP}+1]$, $\text{SP} \leftarrow \text{SP}+2$

<MODEL2/3-maximum>

$\text{PC(L)} \leftarrow [\text{SP}]$, $\text{PC(H)} \leftarrow [\text{SP}+1]$,
 $\text{CB} \leftarrow [\text{SP}+2]$, $\text{NB} \leftarrow \text{CB}$, $\text{SP} \leftarrow \text{SP}+3$

Loads the 2 bytes from the address indicated by the stack pointer (SP) in the sequence of the lower byte then the upper byte of the program counter (PC), then returns from the subroutine

In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB.

The returned number of bytes (minimum mode: 2 bytes, maximum mode: 3 bytes) are added to the SP.

<i>Code</i>	MSB	LSB
	1 1 1 1 1 0 0 0	F8H

Example In the maximum mode of the MODEL2/3, it executes the "RET" instruction in the physical address 013100H.

	NB	CB	PC(logical addr.)	SP	Stack
Before execution	02H	02H	B100H	FFFDH	03H(PC(L)) 00FFFDH
				⋮	90H(PC(H)) 00FFFEH
After execution	01H	01H	9003H	0000H	01H(CB) 00FFFFH

In the above example it returns to the physical address 009003H.

Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.

There are no NB and CB in the MODEL0/1.

Note Use the following "RETE" instruction to return from an exception processing routine.

RETE ||||||| Return from exception processing routine ||||||| 4(MIN)/5(MAX) cycles |||

Function <MODEL0/1, MODEL2/3-minimum>
 $SC \leftarrow [SP], PC(L) \leftarrow [SP+1],$
 $PC(H) \leftarrow [SP+2], SP \leftarrow SP+3$

<MODEL2/3-maximum>

$SC \leftarrow [SP], PC(L) \leftarrow [SP+1],$
 $PC(H) \leftarrow [SP+2], CB \leftarrow [SP+3], NB \leftarrow C$
 $SP \leftarrow SP+4$

Loads the 3 bytes from the address indicated by the stack pointer (SP) in the sequence of the system condition flag (SC) then the lower byte and the upper byte of the program counter (PC), then returns from the subroutine.

In the maximum mode of the MODEL2/3 it loads the following 1 byte into the CB as the bank address and returns it to the originally called bank. It simultaneously also resets that bank address to NB

The returned number of bytes (minimum mode: 3 bytes, maximum mode: 4 bytes) are added to the SP.

<i>Code</i>	MSB	LSB								
	<table border="1"> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> </table>	1	1	1	1	1	0	0	1	F9H
1	1	1	1	1	0	0	1			
<i>Flag</i>	I1	I0	U	D	N	V	C	Z		
	-	-	-	-	-	-	-	-		

Example In the maximum mode of the MODEL2/3, it executes the "RETE" instruction in the physical address 013100H.

	NB	CB	PC (logical addr.)	SP	SC	Stack
Before execution	02H	02H	B100H	FFFCH	91H	54H(SC) 00FFFCH
						03H(PC(L)) 00FFFFDH
						90H(PC(H)) 00FFFEH
After execution	01H	01H	9003H	0000H	54H	01H(CB) 00FFFFFH

In the above example it returns to the physical address 009003H.

Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.

There are no NB and CB in the MODEL0/1.

RETS ||||||| Return from subroutine then skip 2 bytes ||||||| 5(MIN)/6(MAX) cycles |||

Function <MODEL0/1, MODEL2/3-minimum>
 $\text{PC(L)} \leftarrow [\text{SP}]$, $\text{PC(H)} \leftarrow [\text{SP+1}]$, $\text{SP} \leftarrow \text{SP+2}$,
 $\text{PC} \leftarrow \text{PC+2}$

```

<MODEL2/3-maximum>
PC(L)←[SP], PC(H)←[SP+1],
CB←[SP+2], NB←CB, SP←SP+3,
PC←PC+2

```

Skips the 2-byte instruction of the returned address, following execution of the "RET" instruction.

<i>Code</i>	MSB	LSB
	1 1 1 1 1 0 1 0	FAH

Flag | I1 | I0 | U | D | N | V | C | Z |

Example In the maximum mode of the MODEL2/3, it executes the "RETS" instruction in the physical address 013100H.

	NB	CB	PC(logical addr.)	SP	Stack
Before execution	02H	02H	B100H	FFF0H	03H(PC(L)) 00FFFFDH 90H(PC(H)) 00FFFEH
			+2		
After execution	01H	01H	9005H	0000H	01H(CB) 00FFFFFH

In the above example it returns to the physical address 009005H.

Since CB is not stacked in the minimum mode of the MODEL2/3, CB and NB are not changed.

There are no NB and CB in the MODEL0/1.

RL r ||||||| Rotate left r reg. with carry ||||||| 3 cycles |||

Function [C]  7 6 5 4 3 2 1 0

Mode Register direct

Rotates the content of the r register (A/B) the equivalent of 1 bit to the left, including the carry (C). The content of the carry (C) moves to bit 0 of the register and bit 7 of the register moves to the carry (C).

<i>Code</i>	MSB	LSB
	<u>1 1 0 0 1 1 1 0</u>	CEH
	1 0 0 1 0 0 0 r	90H/91H


Example

Set Value		Result				
r	C	r	SC			
			N	V	C	Z
83H	0	06H	0	-	1	0
4CH	0	98H	1	-	0	0
A2H	1	45H	0	-	1	0

*	r	Mnemonic	Code
A	0	RL A	90H
B	1	RL B	91H

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	↑↓	↑↓

RL [BR:l] /////////////// Rotate left location [BR:l] with carry /////////////// 5 cycles //

Function 

Rotates the content of the data memory the equivalent of 1 bit to the left, including the carry (C). The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). The content of the carry (C) moves to bit 0 of the data and bit 7 of the data moves to the carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH

1 0 0 1 0 0 1 0	92H
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	↓	↑


Mode

8-bit absolute

Example

[BR:l]	C	[BR:l]	Set Value				Result			
			SC				N	V	C	Z
83H	0	06H	0	-	1	0				
4CH	0	98H	1	-	0	0				
A2H	1	45H	0	-	1	0				

RL [HL] /////////////// Rotate left location [HL] with carry /////////////// 4 cycles //

Function 

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the left, including the carry (C). The content of the carry (C) moves to bit 0 of the data and bit 7 of the data moves to the carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	↑	↑


Mode

Register indirect

Example

[HL]	C	[HL]	Set Value				Result			
			SC				N	V	C	Z
83H	0	06H	0	-	1	0				
4CH	0	98H	1	-	0	0				
A2H	1	45H	0	-	1	0				

RLC r /////////////// Rotate left r reg. circular /////////////// 3 cycles //

Function 

Rotates the content of the r register (A/B) the equivalent of 1 bit to the left. Bit 7 of the register moves to bit 0 and carry (C).

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	↓	↑

Mode

Register direct

Example

r	C	r	Set Value				Result			
			SC				N	V	C	Z
E3H	0	C7H	1	-	1	0				
3BH	1	76H	0	-	0	0				


Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH

1 0 0 1 0 1 0 r	94H/95H*
-----------------	----------

*	r	Mnemonic	Code
A	0	RLC A	94H
B	1	RLC B	95H

RLC [BR:l] /////////////// Rotate left location [BR:l] circular /////////////// 5 cycles //

Function 

Rotates the content of the data memory the equivalent of 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification).

Bit 7 of the data moves to bit 0 and carry (C). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 0 1 0 1 1 0	96H

l l *ll*

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↓	-	↓	↓	↑	↓	↑


Mode

8-bit absolute

Example

Set Value		Result					
[BR:l]	C	[BR:l]	SC				
			N	V	C	Z	
E3H	0	C7H	1	-	1	0	
3BH	1	76H	0	-	0	0	

RLC [HL] /////////////// Rotate left location [HL] circular /////////////// 4 cycles //

Function 

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the left. Bit 7 of the data moves to bit 0 and carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	-	↑	↑	↑	↑	↑


Mode

Register indirect

Example

Set Value		Result					
[HL]	C	[HL]	SC				
			N	V	C	Z	
E3H	0	C7H	1	-	1	0	
3BH	1	76H	0	-	0	0	

RR r /////////////// Rotate right r reg. with carry /////////////// 3 cycles //

Function 

Rotates the content of the r register (A/B) the equivalent of 1 bit to the right, including the carry (C). The content of the carry (C) moves to bit 7 of the register and bit 0 of the register moves to the carry (C).

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	-	↑	↑	↑	↑	↑

Mode


Register direct

Example

Set Value		Result					
r	C	r	SC				
			N	V	C	Z	
7EH	0	3FH	0	-	0	0	
51H	0	28H	0	-	1	0	
D4H	1	EAH	1	-	0	0	

Code MSB LSB

1 1 0 0 1 1 1 0	CEH
1 0 0 1 1 0 0 r	98H/99H*

* 


r	Mnemonic	Code
A 0	RR A	98H
B 1	RR B	99H

RR [BR:ll] ||||||| Rotate right location [BR:ll] with carry ||||||| 5 cycles |||


RR [HL] ||||||| Rotate right location [HL] with carry ||||||| 4 cycles |||

Function	→ [7 6 5 4 3 2 1 0] → [C] [HL]	Mode	Register indirect																																																																				
Code	<table border="1" style="margin-bottom: 10px;"> <tr> <th colspan="8">MSB</th> <th>LSB</th> </tr> <tr> <td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>CEH</td> </tr> </table> <table border="1" style="margin-top: 10px;"> <tr> <td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>9BH</td> </tr> </table>	MSB								LSB	1	1	0	0	1	1	1	0	CEH	1	0	0	1	1	0	1	1	9BH	Example	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2"></th> <th rowspan="2">Set Value</th> <th colspan="4">Result</th> </tr> <tr> <th>[HL]</th> <th>C</th> <th>[HL]</th> <th colspan="3">SC</th> </tr> <tr> <th></th> <th></th> <th></th> <th>N</th> <th>V</th> <th>C</th> <th>Z</th> </tr> </thead> <tbody> <tr> <td>7EH</td> <td>0</td> <td>3FH</td> <td>0</td> <td>–</td> <td>0</td> <td>0</td> </tr> <tr> <td>51H</td> <td>0</td> <td>28H</td> <td>0</td> <td>–</td> <td>1</td> <td>0</td> </tr> <tr> <td>D4H</td> <td>1</td> <td>EAH</td> <td>1</td> <td>–</td> <td>0</td> <td>0</td> </tr> </tbody> </table>			Set Value	Result				[HL]	C	[HL]	SC						N	V	C	Z	7EH	0	3FH	0	–	0	0	51H	0	28H	0	–	1	0	D4H	1	EAH	1	–	0	0
MSB								LSB																																																															
1	1	0	0	1	1	1	0	CEH																																																															
1	0	0	1	1	0	1	1	9BH																																																															
		Set Value	Result																																																																				
[HL]	C		[HL]	SC																																																																			
			N	V	C	Z																																																																	
7EH	0	3FH	0	–	0	0																																																																	
51H	0	28H	0	–	1	0																																																																	
D4H	1	EAH	1	–	0	0																																																																	
Flag	<table border="1" style="margin-bottom: 10px;"> <tr> <td>I1</td><td>I0</td><td>U</td><td>D</td><td>N</td><td>V</td><td>C</td><td>Z</td> </tr> <tr> <td>–</td><td>–</td><td>–</td><td>–</td><td>↑</td><td>–</td><td>↑</td><td>↑</td> </tr> </table>	I1	I0	U	D	N	V	C	Z	–	–	–	–	↑	–	↑	↑																																																						
I1	I0	U	D	N	V	C	Z																																																																
–	–	–	–	↑	–	↑	↑																																																																

RRC r /////////////// Rotate right r reg. circular /////////////// 3 cycles //

Function  **C** r

Rotates the content of the r register (A/B) the equivalent of 1 bit to the right. Bit 0 of the register moves to bit 7 and carry (C).

Code	MSB	LSB	
		CEH	
		9CH/9DH*	
*	r	Mnemonic	Code
A 0	RRC A	9CH	
B 1	RRC B	9DH	

Flag


I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	↑	↑

Mode Register direct

Example

Set Value		Result					
r	C	r	SC				Z
			N	V	C		
C6H	1	63H	0	-	0	0	
D7H	0	EBH	1	-	1	0	



RRC [BR:lI] /////////////// Rotate right location [BR:lI] circular /////////////// 5 cycles //

Function  **C** [BR:lI]

Rotates the content of the data memory the equivalent of 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification). Bit 0 of the data moves to bit 7 and carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
	CEH
	9EH
	lI

Flag


I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	↑	↑

Mode 8-bit absolute

Example



Set Value		Result					
[BR:lI]	C	[BR:lI]	SC				Z
			N	V	C	Z	
C6H	1	63H	0	-	0	0	
D7H	0	EBH	1	-	1	0	

RRC [HL] /////////////// Rotate right location [HL] circular /////////////// 4 cycles //

Function  **C** [HL]

Rotates the content of the data memory that has been address specified by the HL register the equivalent of 1 bit to the right. Bit 0 of the data moves to bit 7 and carry (C).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB
		CEH
		9FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	↑	↑

Mode Register indirect

Example

Set Value		Result					
[HL]	C	[HL]	SC				Z
			N	V	C	Z	
C6H	1	63H	0	-	0	0	
D7H	0	EBH	1	-	1	0	

SBC A, r ||||||| Subtract with carry r reg. from A reg. ||||||| 2 cycles |||

Function $\mathbf{A} \leftarrow \mathbf{A} - \mathbf{r} - \mathbf{C}$

Subtracts the content of the r register (A/B) and carry (C) from the A register.

<i>Code</i>	MSB	LSB
	0 0 0 1 1 0 0 r	18H/19H

*	r	Mnemonic	Code
	A 0	SBC A, A	18H
	B 1	SBC A, B	19H

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑↓	↑↓	↑↓	↑↓

Mode Src: Register direct
Dst: Register direct

Example

Set Value			Result					
A	B	C	A	SC				
				N	V	C	Z	
0	A8H	42H	1	65H	0	1	0	0
	36H	5AH	1	DBH	1	0	1	0
0	88	39	1	48	0	0	0	0
1	88	39	1	08	0	0	1	0

SBC A, #nn ||||||||| Subtract with carry immediate data nn from A reg, ||||||||| 2 cycles |||

Function A \leftarrow A - nn - C

Subtracts 8-bit immediate data nn and carry (C) from the A register.

<i>Code</i>	MSB	LSB
	0 0 0 1 1 0 1 0	1AH

n n nn

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑	↑	↑	↑

Mode Src: Immediate data
Dst: Register direct

Example

Set Value			Result				
A	nn	C	A	SC			
				N	V	C	Z
0	A8H	42H	1	65H	0	1	0
	36H	5AH	1	DBH	1	0	1
0	88	39	1	48	0	0	0
1	88	39	1	08	0	0	1

SBC A, [BR:l1] ||||| Subtract with carry location [BR:l1] from A reg. ||||||| 3 cycles |||

Function $\mathbf{A} \leftarrow \mathbf{A} - [\mathbf{B}\mathbf{R}:\mathbf{U}] - \mathbf{C}$

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll*.

The content of the EP register becomes the page address of the data memory (MODEL 2/3).

<i>Code</i>	MSB	LSB
	0 0 0 1 1 1 0 0	1CH

A horizontal sequence of 8 boxes. The first two boxes are labeled l , the last two boxes are labeled ll , and the remaining four boxes are empty.

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	★	★	↑↓	↑↓	↑↓	↑↓

Mode Src: 8-bit absolute
Dst: Register direct

Example

Set Value			Result				
A	[BR: <i>l</i>]	C	A	SC			
				N	V	C	Z
0	A8H	42H	1	65H	0	1	0
	36H	5AH	1	DBH	1	0	1
0	88	39	1	48	0	0	0
1	88	39	1	08	0	0	1

SBC A, [hhll] // Subtract with carry location [hhll] from A reg. // 4 cycles //**Function A ← A - [hhll] - C**

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the 16-bit absolute address hhll.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 1 1 1 0 1	1DH
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: 16-bit absolute

Dst: Register direct

Example

A	[hhll]	C	A	Set Value				Result			
				SC				N	V	C	Z
				N	V	C	Z				
A8H	42H	1	65H	0	1	0	0				
36H	5AH	1	DBH	1	0	1	0				
88	39	1	48	0	0	0	0				
88	39	1	08	0	0	1	0				

SBC A, [HL] // Subtract with carry location [HL] from A reg. // 2 cycles //**Function A ← A - [HL] - C**

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 1 1 0 1 1	1BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[HL]	C	A	Set Value				Result			
				SC				N	V	C	Z
				N	V	C	Z				
A8H	42H	1	65H	0	1	0	0				
36H	5AH	1	DBH	1	0	1	0				
88	39	1	48	0	0	0	0				
88	39	1	08	0	0	1	0				

SBC A, [ir] // Subtract with carry location [ir reg.] from A reg. // 2 cycles //**Function A ← A - [ir] - C**

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the ir register (IX/IY).

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 1 1 1 1 ir	1EH/1FH*

ir	Mnemonic	Code
IX 0	SBC A, [IX]	1EH
IY 1	SBC A, [IY]	1FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register direct

Example

A	[ir]	C	A	Set Value				Result			
				SC				N	V	C	Z
				N	V	C	Z				
A8H	42H	1	65H	0	1	0	0				
36H	5AH	1	DBH	1	0	1	0				
88	39	1	48	0	0	0	0				
88	39	1	08	0	0	1	0				

SBC A, [ir+dd] ////////////// Subtract with carry location [ir reg. + dd] from A reg. ////////////// 4 cycles //**Function A $\leftarrow A - [ir+dd] - C$**

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 1 0 0 ir	18H/19H*
d d	dd

*	ir	Mnemonic	Code
IX 0	SBC A, [IX+dd]	18H	
IY 1	SBC A, [IY+dd]	19H	

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

A	[ir+dd]	C	A	Set Value				Result			
				SC				N V C Z			
				N	V	C	Z	N	V	C	Z
A8H	42H	1	65H	0	1	0	0	1	0	0	0
36H	5AH	1	DBH	1	0	1	0	0	1	0	0
88	39	1	48	0	0	0	0	0	0	0	0
• D=I, U=I	88	39	1	08	0	0	0	1	0	1	0

SBC A, [ir+L] ////////////// Subtract with carry location [ir reg. + L] from A reg. ////////////// 4 cycles //**Function A $\leftarrow A - [ir+L] - C$**

Subtracts the content of the data memory and the carry (C) from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 1 0 1 ir	1AH/1BH*

*	ir	Mnemonic	Code
IX 0	SBC A, [IX+L]	1AH	
IY 1	SBC A, [IY+L]	1BH	

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect with index register
Dst: Register direct

Example

A	[ir+L]	C	A	Set Value				Result			
				SC				N V C Z			
				N	V	C	Z	N	V	C	Z
A8H	42H	1	65H	0	1	0	0	1	0	0	0
36H	5AH	1	DBH	1	0	1	0	0	1	0	0
• D=I, U=0	88	39	1	48	0	0	0	0	0	0	0
• D=I, U=I	88	39	1	08	0	0	0	1	0	1	0

SBC [HL], A ////////////// Subtract with carry A reg. from location [HL] ////////////// 4 cycles //**Function** $[HL] \leftarrow [HL] - A - C$

Subtracts the content of the A register and the carry (C) from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 1 1 0 0	1CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	C	[HL]	Set Value		Result			
				SC		N	V	C	Z
A8H	42H	1	65H	0	1	0	0		
36H	5AH	1	DBH	1	0	1	0		
88	39	1	48	0	0	0	0		
88	39	1	08	0	0	1	0		

- D=0, U=0
- D=1, U=0
- D=1, U=1

SBC [HL], #nn ////////////// Subtract with carry immediate data nn from location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] - nn - C$

Subtracts the 8-bit immediate data nn and the carry (C) from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 1 1 0 1	1DH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↑	↓	↑

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	C	[HL]	Set Value		Result			
				SC		N	V	C	Z
A8H	42H	1	65H	0	1	0	0		
36H	5AH	1	DBH	1	0	1	0		
88	39	1	48	0	0	0	0		
88	39	1	08	0	0	1	0		

- D=0, U=0
- D=1, U=0
- D=1, U=1

SBC [HL], [ir] // Subtract with carry location [ir reg.] from location [HL] // 5 cycles //**Function** $[HL] \leftarrow [HL] - [ir] - C$

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) and the carry (C) from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 1 1 1 ir	1EH/1FH*

*	ir	Mnemonic	Code
IX	0	SBC [HL], [IX]	1EH
IY	1	SBC [HL], [IY]	1FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect

Dst: Register indirect

Example

[HL]	[ir]	C	[HL]	Set Value				Result			
				SC				N	V	C	Z
• D=0, U=0	A8H	42H	1	65H	0	1	0	0			
	36H	5AH	1	DBH	1	0	1	0			
• D=1, U=0	88	39	1	48	0	0	0	0			
• D=1, U=1	88	39	1	08	0	0	1	0			

SBC BA, rp // Subtract with carry rp reg. from BA reg. // 4 cycles //**Function** $BA \leftarrow BA - rp - C$

Subtracts the content of the rp register (BA/HL/IX/IY) and the carry (C) from the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 0 0 0 1 1 rp	0CH-0FH*

*	rp	Mnemonic	Code
BA	00	SBC BA, BA	0CH
HL	01	SBC BA, HL	0DH
IX	10	SBC BA, IX	0EH
IY	11	SBC BA, IY	0FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↓	↑

Mode

Src: Register direct

Dst: Register direct

Example

BA	rp	C	BA	Set Value				Result			
				SC				N	V	C	Z
63C2H	2125H	1	429CH	0	1	0	0				
205CH	7120H	1	AF3BH	1	0	1	0				(rp≠BA)

SBC BA, #mmnn ||| Subtract with carry immediate data mmnn from BA reg. |||||||| 4 cycles |||**Function** $BA \leftarrow BA - mmnn - C$

Subtracts the 16-bit immediate data mmnn and the carry (C) from the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 1 0 0 0 1 0	62H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

BA	mmnn	C	BA	Set Value				Result			
				SC				N	V	C	Z
63C2H	2125H	1	429CH	0	1	0	0				
205CH	7120H	1	AF3BH	1	0	1	0				

SBC HL, rp ||||||||| Subtract with carry rp reg. from BA reg. ||||||||||||||| 4 cycles |||**Function** $HL \leftarrow HL - rp - C$

Subtracts the content of the rp register (BA/HL/IX/IY) and the carry (C) from the HL register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 0 1 0 1 1 rp	2CH-2FH*

*	rp	Mnemonic	Code
BA	00	SBC HL, BA	2CH
HL	01	SBC HL, HL	2DH
IX	10	SBC HL, IX	2EH
IY	11	SBC HL, IY	2FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

HL	rp	C	HL	Set Value				Result			
				SC				N	V	C	Z
63C2H	2125H	1	429CH	0	1	0	0				
205CH	7120H	1	AF3BH	1	0	1	0				

(rp≠HL)

SBC HL, #mmnn ||| Subtract with carry immediate data mmnn from HL reg. |||||||| 4 cycles |||**Function** $HL \leftarrow HL - mmnn - C$

Subtracts the 16-bit immediate data mmnn and the carry (C) from the HL register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 1 0 0 0 1 0	63H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

HL	mmnn	C	HL	Set Value				Result			
				SC				N	V	C	Z
63C2H	2125H	1	429CH	0	1	0	0				
205CH	7120H	1	AF3BH	1	0	1	0				

SEP ||||||| Sign expand A reg. to BA reg. ||||||| 3 cycles |||

Function	B	A	B	A
	*****	0*****	00000000	0*****
	*****	1*****	11111111	1*****

Expands the code bit (bit 7) of the 8-bit data stored in the A register into the B register and makes it 16-bit data handled as the BA register.

When the value of the A register is positive (bit 7 is '0') the B register becomes 00H and when it is negative (bit 7 is '1') it becomes FFH.

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 1 0 1 0 0 0	A8H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Implied (Register direct)

Example	Set Value		Result					
	B	A	BA	SC				Z
				N	V	C		
	5CH	76H	0076H	-	-	-	-	-
	42H	A5H	FFA5H	-	-	-	-	-

SLA r ||||||| Shift r reg. left arithmetic ||||||| 3 cycles |||

Function	C ← 7 6 5 4 3 2 1 0 ← 0 r
----------	---------------------------

Shifts the content of the r register (A/B) 1 bit to the left. Bit 7 of the register moves to the carry (C) and '0' enters bit 0 of the register. The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.

Mode Register direct

Example	Set Value		Result					
	r	r	SC				Z	
			N	V	C	Z		
	00111100	01111000	0	0	0	0		
	10010000	00100000	0	1	1	0		

Code	MSB	LSB
	1 1 0 0 1 1 1 0	CEH
	1 0 0 0 0 0 0 0 ir	80H/81H*

*	r	Mnemonic	Code
	A 0	SLA A	80H
	B 1	SLA B	81H

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↓	↓	↓	↓

SLA [BR:l] // Shift location [BR:l] left arithmetic // 5 cycles //

Function `C ← [7|6|5|4|3|2|1|0] ← 0 [BR:l]`

Shifts the content of the data memory 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'.

The same result as for the "SLL" instruction is obtained, but the "SLA" instruction also changes the overflow (V) flag due to the arithmetic shift.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH

1 0 0 0 0 0 1 0	82H
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↓	↑

Mode

8-bit absolute

Example

Set Value	Result			
	SC			
	[BR:l]	[BR:l]	N	V
00111100	01111000	0	0	0
10010000	00100000	0	1	1

SLA [HL] // Shift location [HL] left arithmetic // 4 cycles //

Function `C ← [7|6|5|4|3|2|1|0] ← 0 [HL]`

Mode Register indirect

Example

Set Value	Result			
	SC			
	[HL]	[HL]	N	V
00111100	01111000	0	0	0
10010000	00100000	0	1	1

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH

1 0 0 0 0 0 1 1	83H
-----------------	-----

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

SLL r // Shift r reg. left logical //////////////////////////////////// 3 cycles //**Function** $C \leftarrow [7|6|5|4|3|2|1|0] \leftarrow 0 \quad r$

Shifts the content of the r register (A/B) 1 bit to the left. Bit 7 of the register moves to the carry (C) and '0' enters bit 0 of the register. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag does not change due to the logical shift.

Code MSB LSB

1	1	0	0	1	1	1	0
---	---	---	---	---	---	---	---

CEH

1	0	0	0	0	1	0	ir
---	---	---	---	---	---	---	----

84H/85H*

*	r	Mnemonic	Code
A	0	SLL A	84H
B	1	SLL B	85H

Flag I1 I0 U D N V C Z

-	-	-	-	↑	-	↑	↑
---	---	---	---	---	---	---	---

Mode Register direct**Example**

Set Value	Result	SC			
		N	V	C	Z
00111100	01111000	1	-	0	0
10010000	00100000	0	-	1	0

SLL [BR:l] // Shift location [BR:l] left logical //////////////////////////////////// 5 cycles //**Function** $C \leftarrow [7|6|5|4|3|2|1|0] \leftarrow 0 \quad [BR:l]$

Shifts the content of the data memory 1 bit to the left. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address l (lower byte specification). Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag does not change due to the logical shift.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB LSB

1	1	0	0	1	1	1	0
---	---	---	---	---	---	---	---

CEH

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

86H

l	l						ll
---	---	--	--	--	--	--	----

Flag I1 I0 U D N V C Z

-	-	-	-	↑	-	↑	↑
---	---	---	---	---	---	---	---

Mode 8-bit absolute**Example**

Set Value	Result	SC				
		N	V	C	Z	
[BR:l]	[BR:l]	01111000	1	-	0	0
00111100	00100000	0	-	1	0	

SLL [HL] Shift location [HL] left logical 4 cycles

Function [C] \leftarrow [7 6 5 4 3 2 1 0] \leftarrow 0 [HL]

Mode Register indirect

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the left. Bit 7 of the data moves to the carry (C) and bit 0 of the data becomes '0'. The same result as for the "SLA" instruction is obtained, but the overflow (V) flag due to the logical shift.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Example	Set	Value	Result				
	[HL]	[HL]	SC				
			N	V	C	Z	
	00111100	01111000	1	-	0	0	
	10010000	00100000	0	-	1	0	

<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 0	CEH

1	0	0	0	0	1	1	1	87H
---	---	---	---	---	---	---	---	-----

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	↑↓	↑↓

SLP ||||||| Set CPU to SLEEP mode ||||||| 3 cycles |||

Function SLEEP

Puts the CPU in the SLEEP status.

In the SLEEP status, the peripheral circuits including the CPU and the oscillation circuit stop operating and power consumption is substantially reduced.


From the SLEEP status, an interrupt outside the MCU will return it to the normal program execution status.

See Section 3.7.2, "SLEEP status".



<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 0	CEH

1 0 1 0 1 1 1 1 AEH


SRA r // Shift r reg. right arithmetic ////////////////////////////////// 3 cycles ///

Function  r

Shifts the content of the r register (A/B) 1 bit to the right. Bit 0 of the register moves to the carry (C) and bit 7 of the register does not change.
The overflow (V) flag is reset to '0'.

Code MSB  LSB


*	r	Mnemonic	Code
A	0	SRA A	88H
B	1	SRA B	89H

Flag 

Mode Register direct

Example




Set Value	Result	SC			
		N	V	C	Z
01000100	00100010	0	0	0	0
10111001	11011100	1	0	1	0

SRA [BR:l] // Shift location [BR:l] right arithmetic ////////////////////////////////// 5 cycles ///

Function [BR:l]

Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address ll (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change.
The overflow (V) flag is reset to '0'.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB  LSB



Flag 

Mode 8-bit absolute

Example

Set Value	Result	SC			
		N	V	C	Z
[BR:l]	[BR:l]	0	0	0	0
01000100	00100010	0	0	0	0
10111001	11011100	1	0	1	0

SRA [HL] Shift location [HL] right arithmetic 4 cycles

Function → [7 6 5 4 3 2 1 0] → C [HL]

Mode Register indirect

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry (C) and bit 7 of the data does not change.

The overflow (V) flag is reset to '0'.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Example	Set Value	Result				
		[HL]	[HL]	SC		
				N	V	C
	01000100	00100010		0	0	0
	10111001	11011100		1	0	1

<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 0	CEH

<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 0	CEH

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	0	↑	↑

ANSWER

SRL r Shift r reg. right logical 3 cycles

Function 0 → [7 6 5 4 3 2 1 0] → [C] m

Mode Register direct

Shifts the content of the r register (A/B) 1 bit to the right. Bit 0 of the register moves to the carry (C) and bit 7 of the register becomes '0'.

Example	Set	Value	Result			
			SC			
	r	r	N	V	C	Z
	01000100	00100010	0	-	0	0
	01101101	00110110	0	-	1	0

<i>Code</i>	MSB	LSB
	1 1 0 0 1 1 1 0	CEH

1 0 0 0 1 1 0 5 8CH/8DH

*	r	Mnemonic	Code
A	0	SRL A	8CH
B	1	SRL B	8DH

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	0	-	↑	↑

SRL [BR:l] // Shift location [BR:l] right logical // 5 cycles //

Function 0 → **[7|6|5|4|3|2|1|0] → C [BR:l]**

Shifts the content of the data memory 1 bit to the right. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification). Bit 0 of the data moves to the carry (C) and bit 7 of the data becomes '0'.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 0 0 1 1 1 0	8EH
l l	ll

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	0	-	↑	↑

Mode

8-bit absolute

Example

[BR:l]	[BR:l]	Result			
		SC			
		N	V	C	Z
01000100	00100010	0	-	0	0
01101101	00110110	0	-	1	0

SRL [HL] // Shift location [HL] right logical // 4 cycles //

Function 0 → **[7|6|5|4|3|2|1|0] → C [HL]**

Shifts the content of the data memory that has been address specified by the HL register 1 bit to the right. Bit 0 of the data moves to the carry (C) and bit 7 of the data becomes '0'. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Register indirect

Example

[HL]	[HL]	Result			
		SC			
		N	V	C	Z
01000100	00100010	0	-	0	0
01101101	00110110	0	-	1	0

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
1 0 0 0 1 1 1 1	8FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	0	-	↑	↑

SUB A, r // SubTRACT r reg. from A reg. // 2 cycles //**Function** $A \leftarrow A - r$

Subtracts the content of the r register (A/B) from the A register.

Code MSB LSB

0	0	0	1	0	0	0	r
							10H/11H*

*	r	Mnemonic	Code
A	0	SUB A, A	10H
B	1	SUB A, B	11H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

A	B	A	Set Value				Result			
			SC				N V C Z			
A8H	42H	66H	0	1	0	0				
36H	5AH	DCH	1	0	1	0				
88	39	49	0	0	0	0				
88	39	09	0	0	1	0				

- D=0, U=0
- D=1, U=0
- D=1, U=1

SUB A, #nn // SubTRACT immediate data nn from A reg. // 2 cycles //**Function** $A \leftarrow A - nn$

Subtracts 8-bit immediate data nn from the A register.

Code MSB LSB

0	0	0	1	0	0	1	0
				n	n		nn

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

A	nn	A	Set Value				Result			
			SC				N V C Z			
A8H	42H	66H	0	1	0	0				
36H	5AH	DCH	1	0	1	0				
88	39	49	0	0	0	0				
88	39	09	0	0	1	0				

- D=0, U=0
- D=1, U=0
- D=1, U=1

SUB A, [BR:lI] // Subtract location [BR:lI] from A reg. // 3 cycles //**Function** $A \leftarrow A - [\text{BR}:lI]$

Subtracts the content of the data memory from the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code MSB LSB

0	0	0	1	0	1	0	0
				l	l		ll

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: 8-bit absolute

Dst: Register direct

Example

A	[BR:lI]	A	Set Value				Result			
			SC				N V C Z			
A8H	42H	66H	0	1	0	0				
36H	5AH	DCH	1	0	1	0				
88	39	49	0	0	0	0				
88	39	09	0	0	1	0				

- D=0, U=0
- D=1, U=0
- D=1, U=1

SUB A, [hhll] // Subtract location [hhll] from A reg. // 4 cycles //**Function** $A \leftarrow A - [hhll]$

Subtracts the content of the data memory that has been address specified by the 16-bit absolute address $hhll$ from the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 0 1 0 1 0 1	15H
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: 16-bit absolute
Dst: Register direct

Example

A	[hhll]	A	Result			
			SC			
N	V	C	Z			
A8H	42H	66H	0	1	0	0
36H	5AH	DCH	1	0	1	0
88	39	49	0	0	0	0
88	39	09	0	0	1	0

- $D=0, U=0$
- $D=1, U=0$
- $D=I, U=I$

SUB A, [HL] // Subtract location [HL] from A reg. // 2 cycles //**Function** $A \leftarrow A - [HL]$

Subtracts the content of the data memory that has been address specified by the HL register from the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode

Src: Register indirect
Dst: Register direct

Code

MSB	LSB
0 0 0 1 0 0 1 1	13H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Example

A	[HL]	A	Result			
			SC			
N	V	C	Z			
A8H	42H	66H	0	1	0	0
36H	5AH	DCH	1	0	1	0
88	39	49	0	0	0	0
88	39	09	0	0	1	0

- $D=0, U=0$
- $D=I, U=0$
- $D=I, U=I$

SUB A, [ir] // Subtract location [ir reg.] from A reg. // 2 cycles //**Function** $A \leftarrow A - [ir]$

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the A register. The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect
Dst: Register direct

Code

MSB	LSB
0 0 0 1 0 1 1 ir	16H/17H*

*	ir	Mnemonic	Code
IX	0	SUB A, [IX]	16H
IY	1	SUB A, [IY]	17H

Example

A	[ir]	A	Result			
			SC			
N	V	C	Z			
A8H	42H	66H	0	1	0	0
36H	5AH	DCH	1	0	1	0
88	39	49	0	0	0	0
88	39	09	0	0	1	0

- $D=0, U=0$
- $D=I, U=0$
- $D=I, U=I$

SUB A, [ir+dd] // SubTRACT location [ir reg. + dd] from A reg. // 4 cycles //**Function A $\leftarrow A - [ir+dd]$**

Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 0 0 0 ir	10H/11H*
d d	dd

*	ir	Mnemonic	Code
IX	0	SUB A, [IX+dd]	10H
IY	1	SUB A, [IY+dd]	11H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

A	[ir+dd]	A	Set Value				Result			
			SC				N V C Z			
			N	V	C	Z	N	V	C	Z
A8H	42H	66H	0	1	0	0	0	1	0	0
36H	5AH	DCH	1	0	1	0	1	0	1	0
88	39	49	0	0	0	0	0	0	0	0
88	39	09	0	0	1	0	0	0	1	0

- D=0, U=0

- D=1, U=0

- D=1, U=1

SUB A, [ir+L] // SubTRACT location [ir reg. + L] from A reg. // 4 cycles //**Function A $\leftarrow A - [ir+L]$**

Subtracts the content of the data memory from the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 0 0 1 ir	12H/13H*

*	ir	Mnemonic	Code
IX	0	SUB A, [IX+L]	12H
IY	1	SUB A, [IY+L]	13H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↑	↑	↑

Mode

Src: Register indirect with index register
Dst: Register direct

Example

A	[ir+L]	A	Set Value				Result			
			SC				N V C Z			
			N	V	C	Z	N	V	C	Z
A8H	42H	66H	0	1	0	0	0	1	0	0
36H	5AH	DCH	1	0	1	0	1	0	1	0
88	39	49	0	0	0	0	0	0	0	0
88	39	09	0	0	1	0	0	0	1	0

- D=0, U=0

- D=1, U=0

- D=1, U=1

SUB [HL], A ////////////// Subtract A reg. from location [HL] ////////////// 4 cycles //**Function** $[HL] \leftarrow [HL] - A$

Subtracts the content of the A register from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 0 1 0 0	14H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↓	↓	↓

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	[HL]	Result			
			SC			
			N	V	C	Z
A8H	42H	66H	0	1	0	0
36H	5AH	DCH	1	0	1	0
88	39	49	0	0	0	0
88	39	09	0	0	1	0

- D=0, U=0
- D=1, U=0
- D=1, U=1

SUB [HL], #nn ////////////// Subtract immediate data nn from location [HL] ////////////// 5 cycles //**Function** $[HL] \leftarrow [HL] - nn$

Subtracts the 8-bit immediate data nn from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 0 1 0 1	15H
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↑	↓	↓	↓

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	[HL]	Result			
			SC			
			N	V	C	Z
A8H	42H	66H	0	1	0	0
36H	5AH	DCH	1	0	1	0
88	39	49	0	0	0	0
88	39	09	0	0	1	0

- D=0, U=0
- D=1, U=0
- D=1, U=1

SUB [HL], [ir] // SubTRACT location [ir reg.] from location [HL] // 5 cycles //**Function** $[HL] \leftarrow [HL] - [ir]$

Subtracts the content of the data memory that has been address specified by the ir register (IX/IY) from the data memory that has been address specified by the HL register.

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 0 1 0 1 1 ir	16H/17H*

*	ir	Mnemonic	Code
IX	0	SUB [HL], [IX]	16H
IY	1	SUB [HL], [IY]	17H

Flag

I1	I0	U	D	N	V	C	Z
-	-	★	★	↓	↓	↓	↓

Mode

Src: Register indirect
Dst: Register indirect

Example

• D=0, U=0	Set Value		Result				
	[HL]	[ir]	[HL]	N	V	C	Z
• D=I, U=0	A8H	42H	66H	0	1	0	0
• D=I, U=I	36H	5AH	DCH	1	0	1	0
• D=I, U=I	88	39	49	0	0	0	0
• D=I, U=I	88	39	09	0	0	1	0

SUB BA, rp // SUBTRACT rp reg. from BA reg. // 4 cycles //**Function** $BA \leftarrow BA - rp$

Subtracts the content of the rp register (BA/HL/IX/IY) from the BA register.

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 0 0 0 1 0 rp	08H-0BH*

*	rp	Mnemonic	Code
BA	00	SUB BA, BA	08H
HL	01	SUB BA, HL	09H
IX	10	SUB BA, IX	0AH
IY	11	SUB BA, IY	0BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct
Dst: Register direct

Example

BA	rp	BA	Result			
			N	V	C	Z
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

(rp≠BA)

SUB BA, #mmnn ||| Subtract immediate data mmnn from BA reg. ||||||||| 3 cycles |||**Function** $BA \leftarrow BA - mmnn$

Subtracts the 16-bit immediate data mmnn from the BA register.

Code	MSB	LSB
	1 1 0 1 0 0 0 0	D0H
	n n	nn
	m m	mm

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↓	↑	↓

Mode

Src: Immediate data

Dst: Register direct

Example

BA	mmnn	BA	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB HL, rp ||||||||| Subtract rp reg. from HL reg. ||||||||| 4 cycles |||**Function** $HL \leftarrow HL - rp$

Subtracts the content of the rp register (BA/HL/IX/IY) from the HL register.

Code	MSB	LSB
	1 1 0 0 1 1 1 1	CFH
	0 0 1 0 1 0	rp 28H-2BH*
*	rp	Mnemonic

* BA 00 SUB HL, BA 28H
HL 01 SUB HL, HL 29H
IX 10 SUB HL, IX 2AH
IY 11 SUB HL, IY 2BH

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↓	↑	↓

Mode

Src: Register direct

Dst: Register direct

Example

HL	rp	HL	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

(rp≠HL)

SUB HL, #mmnn ||| Subtract immediate data mmnn from HL reg. ||||||||| 3 cycles |||**Function** $HL \leftarrow HL - mmnn$

Subtracts the 16-bit immediate data mmnn from the HL register.

Code	MSB	LSB
	1 1 0 1 0 0 0 1	D1H
	n n	nn
	m m	mm

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	↓	↑	↓

Mode

Src: Immediate data

Dst: Register direct

Example

HL	mmnn	HL	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB IX, rp // SubTRACT rp reg. from IX reg. // 4 cycles //**Function** $IX \leftarrow IX - rp$ Subtracts the content of the rp register (BA/
HL) from the IX register.**Code**

MSB								LSB
1	1	0	0	1	1	1	1	CFH
0	1	0	0	1	0	0	rp	48H/49H*

*	rp	Mnemonic	Code
BA	0	SUB IX, BA	48H
HL	1	SUB IX, HL	49H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

IX	rp	IX	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↑	↑

SUB IX, #mmnn // SubTRACT immediate data mmnn from IX reg. // 3 cycles //**Function** $IX \leftarrow IX - mmnn$ Subtracts the 16-bit immediate data mmnn
from the IX register.**Code**

MSB								LSB
1	1	0	1	0	0	1	0	D2H
n n								nn
m m								mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	↑	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IX	mmnn	IX	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB IY, rp // SubTRACT rp reg. from IY reg. // 4 cycles //**Function** $IY \leftarrow IY - rp$ Subtracts the content of the rp register (BA/
HL) from the IY register.**Code**

MSB								LSB
1	1	0	0	1	1	1	1	CFH
0	1	0	0	1	0	1	rp	4AH/4BH*

*	rp	Mnemonic	Code
BA	0	SUB IY, BA	4AH
HL	1	SUB IY, HL	4BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↑	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

IY	rp	IY	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB IY, #mmnn //// Subtract immediate data mmnn from IY reg. //// 3 cycles ///**Function** $IY \leftarrow IY - mmnn$

Subtracts the 16-bit immediate data mmnn from the IY register.

Code

MSB	LSB
1 1 0 1 0 0 1 1	D3H
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

IY	mmnn	IY	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB SP, rp //// Subtract rp reg. from SP //// 4 cycles ///**Function** $SP \leftarrow SP - rp$

Subtracts the content of the rp register (BA/HL) from the stack pointer (SP).

Code

MSB	LSB		
1 1 0 0 1 1 1 1	CFH		
0 1 0 0 1 1 0 rp	4CH/4DH*		
*	rp Mnemonic Code		
BA 0	SUB SP, BA		4CH
HL 1	SUB SP, HL		4DH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Register direct

Dst: Register direct

Example

SP	rp	SP	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SUB SP, #mmnn //// Subtract immediate data mmnn from SP //// 4 cycles ///**Function** $SP \leftarrow SP - mmnn$

Subtracts the 16-bit immediate data mmnn from the stack pointer (SP).

Code

MSB	LSB
1 1 0 0 1 1 1 1	CFH
0 1 1 0 1 0 1 0	6AH
n n	nn
m m	mm

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	↓	↑	↑

Mode

Src: Immediate data

Dst: Register direct

Example

SP	mmnn	SP	Result			
			SC			
N	V	C	Z			
63C2H	2125H	429DH	0	0	0	0
C261H	5A32H	682FH	0	1	0	0
205CH	7120H	AF3CH	1	0	1	0

SWAP A ////////////// Swap high-order and low-order of A reg. ////////////// 2 cycles //**Function** $A(H) \leftrightarrow A(L)$

Replaces the content of the lower 4 bits with the upper 4 bits of the A register.

Code	MSB	LSB						
	1 1 1 1 0 1 1 0	F6H						
Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Register direct**Example**

Set Value	A	Result			
		SC			
4CH	C4H	-	-	-	-
62H	26H	-	-	-	-

SWAP [HL] ////////////// Swap high-order and low-order of location [HL] ////////////// 3 cycles //**Function** $[HL](H) \leftrightarrow [HL](L)$

Replaces the content of the lower 4 bits with the upper 4 bits of the data memory specified by the HL register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code	MSB	LSB						
	1 1 1 1 0 1 1 1	F7H						
Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Register indirect**Example**

Set Value	[HL]	Result			
		SC			
4CH	C4H	-	-	-	-
62H	26H	-	-	-	-

UPCK ////////////// Unpack A reg. to BA reg. ////////////// 2 cycles //**Function** $\begin{matrix} A & B & A \\ m | n & \rightarrow & 0 | m | 0 | n \end{matrix}$

Unpacks the content of the A register and stores it in the BA register. The lower 4 bits of the B register are substituted for the content of the upper 4 bits of the A register and both of the upper 4 bits of the A register and B register become '0'.

Code	MSB	LSB						
	1 1 0 1 1 1 1 1	DFH						
Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	-	-	-	-

Mode Implied (Register direct)**Example**

Set Value	BA	Result			
		SC			
A	BA	-	-	-	-
84H	0804H	-	-	-	-

XOR A, r ||||||| Exclusive OR r reg. and A reg. ||||||| 2 cycles |||

Function $\mathbf{A} \leftarrow \mathbf{A} \forall \mathbf{r}$

Takes an exclusive OR of the content of the register (A/B) and the content of the A register and stores the result in the A register.

Model

Src: Register direct
Dst: Register direct

Example

Set Value		Result				
A	B	A	SC			
			N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

<i>Code</i>	MSB	LSB
	0 0 1 1 1 0 0 r	38H/39H

	r	Mnemonic	Code
*	A 0	XOR A, A	38H
	B 1	XOR A, B	39H

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	-	↑↓

XOR A, #nn ||||||||| Exclusive OR immediate data nn and A reg. ||||||||| 2 cycles |||

Function $\mathbf{A} \leftarrow \mathbf{A} \forall \mathbf{n}$

Takes an exclusive OR of the 8-bit immediate data nn and the content of the A register and stores the result in the A register.

Mode Src: Immediate data
Dst: Register direct

Example

Set Value		Result				
A	nn	A	SC			
			N	V	C	Z
2CH	4IH	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

XOR A, [BR:ll] ||||| Exclusive OR location [BR:ll] and A reg. ||||||| 3 cycles |||

Function $A \leftarrow A \vee [BR; l]$

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address *ll* (lower byte specification).

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Mode Src: 8-bit absolute
Dst: Register direct

Example

Set Value		Result				
A	[BR:1]	A	SC			
			N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

<i>Flag</i>	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑↓	-	-	↑↓

XOR A, [hhll] // Exclusive OR location [hhll] and A reg. // 4 cycles //**Function** $A \leftarrow A \vee [hhll]$

Takes an exclusive OR of the content of the data memory that has been address specified by the 16-bit absolute address $hhll$ and the content of the A register and stores the result in the A register.

The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 1 1 1 0 1	3DH
l l	ll
h h	hh

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: 16-bit absolute

Dst: Register direct

Example

Set Value		Result			
A	[hhll]	A	SC		
			N	V	C
2CH	41H	6DH	0	-	-
7AH	B6H	CCH	1	-	-

XOR A, [HL] // Exclusive OR location [HL] and A reg. // 2 cycles //**Function** $A \leftarrow A \vee [HL]$

Takes an exclusive OR of the content of the data memory that has been address specified by the HL register and the content of the A register and stores the result in the A register. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 1 1 0 1 1	3BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result			
A	[HL]	A	SC		
			N	V	C
2CH	41H	6DH	0	-	-
7AH	B6H	CCH	1	-	-

XOR A, [ir] // Exclusive OR location [ir reg.] and A reg. // 2 cycles //**Function** $A \leftarrow A \vee [ir]$

Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the content of the A register and stores the result in the A register.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
0 0 1 1 1 1 1 ir	3EH/3FH*

ir	Mnemonic	Code
IX 0	XOR A, [IX]	3EH
IY 1	XOR A, [IY]	3FH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect

Dst: Register direct

Example

Set Value		Result			
A	[ir]	A	SC		
			N	V	C
2CH	41H	6DH	0	-	-
7AH	B6H	CCH	1	-	-

XOR A, [ir+dd] ////////////// Exclusive OR location [ir reg. + dd] and A reg. //////////////// 4 cycles //**Function** $A \leftarrow A \vee [ir+dd]$

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the displacement dd.

The displacement dd is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	0	1	1	1	0	0	ir	38H/39H*
		d	d				dd	

*

ir	Mnemonic	Code
IX 0	XOR A, [IX+dd]	38H
IY 1	XOR A, [IY+dd]	39H

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↓	-	-	↑

Mode

Src: Register indirect with displacement
Dst: Register direct

Example

Set	Value	A	Result			
			SC			
A	[ir+dd]	A	N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

XOR A, [ir+L] ////////////// Exclusive OR location [ir reg. + L] and A reg. //////////////// 4 cycles //**Function** $A \leftarrow A \vee [ir+L]$

Takes an exclusive OR of the content of the data memory and the content of the A register and stores the result in the A register. The data memory address has been specified by the sum of the content of the ir register (IX/IY) and the content of the L register.

The content of the L register is handled as signed data and the range is -128 to 127.

The content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory (MODEL2/3).

Code

MSB								LSB
1	1	0	0	1	1	1	0	CEH
0	0	1	1	1	0	1	ir	3AH/3BH*

*

ir	Mnemonic	Code
IX 0	XOR A, [IX+L]	3AH
IY 1	XOR A, [IY+L]	3BH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register indirect with index register
Dst: Register direct

Example

Set	Value	A	Result			
			SC			
A	[ir+L]	A	N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

XOR B, #nn // Exclusive OR immediate data nn and B reg. // 3 cycles //**Function** $B \leftarrow B \vee nn$

Takes an exclusive OR of the 8-bit immediate data nn and the content of the B register and stores the result in the B register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 1 0 0 0	B8H	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: Register direct

Example

B	nn	B	Result			
			SC			
			N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

XOR L, #nn // Exclusive OR immediate data nn and L reg. // 3 cycles //**Function** $L \leftarrow L \vee nn$

Takes an exclusive OR of the 8-bit immediate data nn and the content of the L register and stores the result in the L register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 1 0 0 1	B9H	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: Register direct

Example

L	nn	L	Result			
			SC			
			N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

XOR H, #nn // Exclusive OR immediate data nn and H reg. // 3 cycles //**Function** $H \leftarrow H \vee nn$

Takes an exclusive OR of the 8-bit immediate data nn and the content of the H register and stores the result in the H register.

Code	MSB	LSB	
	1 1 0 0 1 1 1 0	CEH	
	1 0 1 1 1 0 1 0	BAH	
	n n	nn	

Flag	I1	I0	U	D	N	V	C	Z
	-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: Register direct

Example

H	nn	H	Result			
			SC			
			N	V	C	Z
2CH	41H	6DH	0	-	-	0
7AH	B6H	CCH	1	-	-	0

XOR SC, #nn // Exclusive OR immediate data nn and SC /// 3 cycles //**Function** $SC \leftarrow SC \vee nn$

Takes an exclusive OR of the 8-bit immediate data nn and the content of the system condition flag (SC) and sets the result in the system condition flag (SC).

Code

MSB	LSB
1 0 0 1 1 1 1 0	9EH
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
↓	↓	↓	↓	↓	↓	↓	↓

Mode

Src: Immediate data

Dst: Register direct

Example

SC	nn	Set Value Result							
		SC							
2CH	41H	I1	I0	U	D	N	V	C	Z
7AH	B6H	0	1	1	0	1	1	0	1

XOR [BR:lI], #nn // Exclusive OR immediate data nn and location [BR:lI] /// 5 cycles //**Function** $[BR:lI] \leftarrow [BR:lI] \vee nn$

Takes an exclusive OR of the 8-bit immediate data and the content of the data memory and stores the result in that address. The data memory address has been specified by the content of the BR register (upper byte specification) and the 8-bit absolute address lI (lower byte specification). The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 1 1 0 1 0	DAH
l l	lI
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Immediate data

Dst: 8-bit absolute

Example

[BR:lI]	nn	[BR:lI]	Set Value Result							
			SC							
2CH	41H	6DH	N	V	C	Z	0	-	-	0
7AH	B6H	CCH	1	-	-	-	0	-	-	0

XOR [HL], A // Exclusive OR A reg. and location [HL] /// 4 cycles //**Function** $[HL] \leftarrow [HL] \vee A$

Takes an exclusive OR of the content of the A register and the data memory that has been address specified by the HL register and stores the result in that address. The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0 1 1 1 0	CEH
0 0 1 1 1 1 0 0	3CH

Flag

I1	I0	U	D	N	V	C	Z
-	-	-	-	↑	-	-	↑

Mode

Src: Register direct

Dst: Register indirect

Example

[HL]	A	[HL]	Set Value Result							
			SC							
2CH	41H	6DH	N	V	C	Z	0	-	-	0
7AH	B6H	CCH	1	-	-	-	0	-	-	0

XOR [HL], #nn // Exclusive OR immediate data nn and location [HL] // 5 cycles //**Function** $[HL] \leftarrow [HL] \vee nn$

Takes an exclusive OR of the 8-bit immediate data nn and the data memory that has been address specified by the HL register and stores the result in that address.
The content of the EP register becomes the page address of the data memory (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 1 1	1 1 0 1
n n	nn

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	- -	↑				

Mode

Src: Immediate data

Dst: Register indirect

Example

[HL]	nn	[HL]	Set Value				Result			
			SC				N	V	C	Z
2CH	41H	6DH	0	-	-	0				
7AH	B6H	CCH	1	-	-	0				

XOR [HL], [ir] // Exclusive OR location [ir reg.] and location [HL] // 5 cycles //**Function** $[HL] \leftarrow [HL] \vee [ir]$

Takes an exclusive OR of the content of the data memory that has been address specified by the ir register (IX/IY) and the data memory that has been address specified by the HL register and stores the result in data memory [HL].

The content of the EP register becomes the page address of the data memory [HL] and the content of the XP register (at time of IX specification) or the YP register (at time of IY specification) becomes the page address of the data memory [ir] (MODEL2/3).

Code

MSB	LSB
1 1 0 0	1 1 1 0
0 0 1 1	1 1 1 1 ir

*	ir	Mnemonic	Code
IX	0	XOR [HL], [IX]	3EH
IY	1	XOR [HL], [IY]	3FH

Flag

I1	I0	U	D	N	V	C	Z
- - - -	↑	- -	↑				

Mode

Src: Register indirect

Dst: Register indirect

Example

[HL]	[ir]	[HL]	Set Value				Result			
			SC				N	V	C	Z
2CH	41H	6DH	0	-	-	0				
7AH	B6H	CCH	1	-	-	0				

APPENDIX A Operation Code Map

Operation code map (1/3)

	H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	ADD	SUB	CARS	CARS				
	A,A	A,A	A,A	[X],A	L,A	[Y],A	A	BA	BA	A,#nn	BA,#mmmn	BA,#mmmn	C,rr	rr			
1	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	ADD	SUB	CARS	JRS				
	A,B	A,B	A,B	[X],B	L,B	[Y],B	B	HL	HL	B,#nn	HL,#mmmn	HL,#mmmn	NC,rr	rr	CARL		
2	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	ADD	SUB	CARS	CARS				
	A,#nn	A,#nn	A,#nn	[X],L	L,L	[Y],L	L	IX	IX	L,#nn	IX,#mmmn	IX,#mmmn	Z,rr	rr	qqr		
3	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	ADD	SUB	CARS	CARS				
	A,[HL]	A,[HL]	A,[HL]	A,[HL]	A,H	[X],H	H	IV	IV	H,#nn	IV,#mmmn	IV,#mmmn	NZ,rr	rr	qqr		
4	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	BR,#hh	BA,#mmmn	BA,#mmmn	C,rr	JP			
	A,[BR,II]	A,[BR,II]	A,[BR,II]	A,[BR,II]	A,[BR,II]	[Y],[BR,II]	BR	AB	BR	CP	JRS	JRS	HL				
5	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	CP	JRS	DJR					
	A,[hhII]	A,[hhII]	A,[hhII]	A,[hhII]	A,[HL]	[X],[HL]	[Y],[HL]	[BR,II]	[HL],#nn	EP	[HL],#nn	HL,#mmmn	HL,#mmmn	NC,rr	NZ,rr		
6	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	CP	JRS	SWAP					
	A,[IX]	A,[IX]	A,[IX]	A,[IX]	A,[X]	[X],[X]	[Y],[X]	[HL]	[X],#nn	IP	[X],#nn	IX,#mmmn	IX,#mmmn	Z,rr	A		
7	ADD	SUB	AND	CP	LD	LD	INC	PUSH	LD	CP	JRS	SWAP					
	A,[Y]	A,[Y]	A,[Y]	A,[Y]	A,[Y]	[X],[Y]	[Y],[Y]	[HL]	[Y],#nn	SC	[Y],#nn	IV,#mmmn	IV,#mmmn	NZ,rr	[HL]		
8	ADC	SBC	OR	XOR	LD	LD	DEC	POP	LD	EX	AND	CARL	RET				
	A,A	A,A	A,A	A,A	B,A	[HL]A	[BR,II]A	A	BA	BA,[hhII]	[BR,II],#nn	C,qqr					
9	ADC	SBC	OR	XOR	LD	LD	DEC	DEC	POP	LD	EX	OR	RET				
	A,B	A,B	A,B	A,B	H,B	[HL]B	[BR,II]B	B	HL	HL,[hhII]	BA,IX	BA,IX	NC,qqr				
A	ADC	SBC	OR	XOR	LD	LD	DEC	DEC	POP	LD	EX	XOR	CARL	RETS			
	A,#nn	A,#nn	A,#nn	A,#nn	B,L	[HL]L	[BR,II]L	L	IX	IX,[hhII]	BA,IY	BA,IY	Z,qqr				
B	ADC	SBC	OR	XOR	LD	LD	DEC	DEC	POP	LD	EX	CP	CARL	CALL			
	A,[HL]	A,[HL]	A,[HL]	A,[HL]	B,H	H,H	[BR,II],H	H	IV	IV,[hhII]	BA,SP	[BR,II],#nn	NC,qqr	[hhII]			
C	ADC	SBC	OR	XOR	LD	LD	Undefined	DEC	POP	LD	EX	BT	JRL	INT			
	A,[BR,II]	A,[BR,II]	A,[BR,II]	A,[BR,II]	B,[BR,II]	[HL],[BR,II]	Code	BR	SC,#nn	BR	BA	A,B	[BR,II],#nn	C,qqr	[K]		
D	ADC	SBC	OR	XOR	LD	LD	DEC	OR	POP	LD	EX	LD	JRL	JP			
	A,[hhII]	A,[hhII]	A,[hhII]	A,[hhII]	B,[HL]	[HL],[HL]	[BR,II],[HL]	[II]	SC,#nn	EP	[hhII],HL	A,[HL]	[BR,II],#nn	NC,qqr	[K]		
E	ADC	SBC	OR	XOR	LD	LD	DEC	XOR	POP	LD	Expansion	PACK	JRL	Undefined			
	A,[IX]	A,[IX]	A,[IX]	A,[IX]	B,[X]	[HL],X	[BR,II],X	[HL]	SC,#nn	IP	[hhII],X	Code	Z,qqr	Code			
F	ADC	SBC	OR	XOR	LD	LD	DEC	LD	POP	LD	Expansion	UPCK	JRL	NOP			
	A,[Y]	A,[Y]	A,[Y]	A,[Y]	B,[Y]	[HL],Y	[BR,II],Y	SP	SC,#nn	SC	[hhII],Y	Code	NZ,qqr				

1st operation code

2nd operation code (1st operation code = CE)

<u>L</u>	<u>H</u>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	ADD	SUB	AND	CP	LD	LD	SLA	RL	CPL	AND	LD	JRS	CARS				
	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A	A	A	B,#nn	A,BR	A,[hh]	LT,rr				
1	ADD	SUB	AND	CP	LD	LD	SLA	RL	CPL	AND	LD	JRS	CARS				
	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	B	B	B	L,#nn	A,SC	B,[hh]	LE,rr				
2	ADD	SUB	AND	CP	LD	LD	SLA	RL	CPL	AND	LD	JRS	CARS				
	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	[H],I	[H],I	[H],I	H,#nn	BR,A	L,[hh]	GT,rr				
3	ADD	SUB	AND	CP	LD	LD	SLA	RL	CPL	Undefined	LD	JRS	CARS				
	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	[H],I	[H],I	[H],I	Code	SC,A	H,[hh]	GE,rr				
4	ADD	SUB	AND	CP	LD	LD	SLI	RLC	NEG	OR	LD	JRS	CARS				
	[H],A	[H],A	[H],A	[H],A	[H],A	[H],A	A	A	A	B,#nn	NB,#bb	[hh],A	V,rr				
5	ADD	SUB	AND	CP	LD	LD	SLL	RLC	NEG	OR	LD	JRS	CARS				
	[H],#nn	[H],#nn	[H],#nn	[H],#nn	[H],#nn	[H],#nn	B	B	B	L,#nn	EP,#pp	[hh],B	NV,rr				
6	ADD	SUB	AND	CP	LD	LD	SLL	RLC	NEG	OR	LD	JRS	CARS				
	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I	[H],I	[H],I	H,#nn	XP,#pp	[hh],L	P,rr				
7	ADD	SUB	AND	CP	LD	LD	SLL	RLC	NEG	Undefined	LD	JRS	CARS				
	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H]	[H]	[H]	Code	YP,#pp	[hh],H	M,rr				
8	ADC	SBC	OR	XOR	LD	LD	SRA	RR	SEP	XOR	LD	MLT	CARS				
	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A,[X+dd]	A	A	A	B,#nn	ANB		F0,rr				
9	ADC	SBC	OR	XOR	LD	LD	SRA	RR		XOR	LD	DIV	JRS	CARS			
	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	A,[Y+dd]	B	B	B	L,#nn	A,EP		F1,rr				
A	ADC	SBC	OR	XOR	LD	LD	SRA	RR		XOR	LD	JRS	CARS				
	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	A,[X+L]	[H],I,[X+L]	[H],I,[X+L]	[H],I	H,#nn	A,XP		F2,rr				
B	ADC	SBC	OR	XOR	LD	LD	SRA	RR		Undefined	LD	JRS	CARS				
	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	A,[Y+L]	[H],I,[Y+L]	[H],I,[Y+L]	[H]	Code Area	A,YP		F3,rr				
C	ADC	SBC	OR	XOR	LD	LD	SRL	RRC		CP	LD	JRS	CARS				
	[H],A	[H],A	[H],A	[H],A	[H],A	[H],A	[H],I,[Y+L]	[H],I,[Y+L]	[H]	B,#nn	NB,A		NF0,rr				
D	ADC	SBC	OR	XOR	LD	LD	SRL	RRC		CP	LD	Code Area	JRS	CARS			
	[H],#nn	[H],#nn	[H],#nn	[H],#nn	[H],#nn	[H],#nn	[Y+dd],H	[Y+dd],H	[H]	B	L,#nn		NF1,rr				
E	ADC	SBC	OR	XOR	LD	LD	SRL	RRC	HALT	CP	LD	JRS	CARS				
	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[X]	[H],I,[Y+L]	[H],I,[Y+L]	[H]	[H],#nn	XP,A		NF2,rr				
F	ADC	SBC	OR	XOR	LD	LD	SRL	RRC	SLP	CP	LD	JRS	CARS				
	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[H],I,[Y]	[Y+L],H	[Y+L],H	[H]	[BR],#hh	YP,A		NF3,rr				

Operation code map (2/3)

Operation code map (3/3)

L/H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0 BA,BA	ADD HL,BA	ADD IX,BA	ADD BA,#mmmn	ADC BA,[SP+dd]	LD BA,[HL]	PUSH A BA,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A HL,[X]	PUSH B HL,[X]	PUSH C HL,[X]	PUSH D HL,[X]	PUSH E HL,[X]	PUSH F HL,[X]
1 BA,HL	ADD HL,HL	ADD IX,HL	ADD HL,#mmmn	ADC HL,[SP+dd]	LD HL,[HL]	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
2 BA,IX	ADD HL,IX	ADD IY,BA	ADD HL,#mmmn	SBC BA,[SP+dd]	LD BA,[#mmmn]	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
3 BA,IY	Undefined Code Area	ADD HL,IY	ADD HL,#mmmn	SBC LD	LD BA,[#mmmn]	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
4 BA,BA	ADD IY,HL	ADD SP,BA	ADD HL,BA	ADC YL,[SP+dd]	LD [SP+dd],BA	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
5 BA,HL	ADD HL,HL	ADD SP,HL	ADC HL,HL	ADC HL,[SP+dd],HL	LD [SP+dd],HL	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
6 BA,IX	ADC HL,IX	ADC HL,IY	ADC HL,IX	ADC HL,[SP+dd],IX	LD [SP+dd],IX	PUSH A HL,[X]	PUSH B HL,[X]	PUSH L IX,[HL]	PUSH H Y,[HL]	PUSH IY,[HL]	PUSH A BA,[X]	PUSH B BA,[X]	PUSH C BA,[X]	PUSH D BA,[X]	PUSH E BA,[X]	PUSH F BA,[X]
7 BA,IY	ADC HL,IY	SUB BA,BA	CP BA,BA	ADD SP,#mmmn	LD SP,[hl/j]	Undefined Code Area	LD [SP+dd],Y	LD [HL],Y	LD [IY],Y	LD [HL],Y	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
8 BA,BA	SUB BA,BA	CP HL,BA	CP HL,BA	ADD SP,#mmmn	LD SP,[hl/j]	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
9 BA,HL	SUB BA,HL	CP HL,HL	CP HL,HL	SUB SP,#mmmn	LD SP,[hl/j]	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
A BA,IX	SUB BA,IX	CP HL,IX	CP HL,IX	SUB SP,#mmmn	LD SP,[hl/j]	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
B BA,IY	SUB BA,IY	CP HL,IY	CP HL,IY	SUB SP,#mmmn	LD SP,[hl/j]	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
C BA,BA	SBC HL,BA	SBC HL,BA	SBC HL,BA	CP SP,BA	CP SP,#mmmn	LD SP,[hl/j]	LD SP,[hl/j]	LD SP,[hl/j]	LD SP,[hl/j]	LD SP,[hl/j]	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
D BA,HL	Undefined Code Area	ADC HL,HL	ADC HL,HL	ADC SP,HL	LD SP,HL	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
E BA,IX	SBC HL,IX	SBC HL,IX	SBC HL,IX	SBC HL,IX	LD SP,HL	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP
F BA,IY	SBC HL,IY	SBC HL,IY	SBC HL,IY	SBC HL,IY	LD SP,HL	PUSH ALL	PUSH ALE	PUSH ALE	PUSH ALE	PUSH ALE	LD BA,[Y]	LD HL,[Y]	LD IX,[Y]	LD XI,[Y]	LD XI,SP	LD XI,SP

2nd operation code (1st operation code = CF)

APPENDIX B *Instruction List by Addressing Mode*

Instruction list by addressing mode (1/12)

8-bit Arithmetic and Logic Operation										16-bit Absolute					
Mnemonic	Immediate			Register Direct			Register Indirect			Register Indirect with Displacement		Register Indirect with Index Register			
	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle
ADD	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
	[HL],#nn	3	5	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4
ADC	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
	[HL],#nn	3	5	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4
SUB	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
	[HL],#nn	3	5	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4
SBC	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
	[HL],#nn	3	5	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4
AND	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
B,#nn	3	2	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4	
L,#nn	3	2					A,[Y]	1	2						
H,#nn	3	2													
SC,#nn	2	2													
[BR:/I],#nn	3	5													
[HL],#nn	3	5													
OR	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+d]	3	4	A,[IX+L]	2	4
B,#nn	3	3	A,B	1	2	A,[IX]	1	2	A,[Y+d]	3	4	A,[Y+L]	2	4	
L,#nn	3	3					A,[Y]	1	2						
H,#nn	3	3													
SC,#nn	2	3													
[BR:/I],#nn	3	5													
[HL],#nn	3	5													

Instruction list by addressing mode (2/12)

8-bit Arithmetic and Logic Operation

Mnemonic	Immediate		Register Direct		Register Indirect		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute	
	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle
XOR	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+dI]	3	4	A,[BR:II]	2
	B,#nn	3	3	A,B	1	2	A,[I]X	1	2	A,[I]Y+dI	3	4	A,[I]hM	2
	L,#nn	3	3				A,[I]Y	1	2	A,[I]Y+dI	2	4		
	H,#nn	3	3											
	SC,#nn	2	3	[HL],A	2	4	[HL],[I]X	2	5					
	[BR:I],#nn	3	5	[HL],A	2	4	[HL],[I]Y	2	5					
	[HL],#nn	3	5											
CP	A,#nn	2	2	A,A	1	2	A,[HL]	1	2	A,[IX+dI]	3	4	A,[I]hM	2
	B,#nn	3	3	A,B	1	2	A,[I]X	1	2	A,[I]Y+dI	3	4		
	L,#nn	3	3				A,[I]Y	1	2	A,[I]Y+dI	2	4		
	H,#nn	3	3											
	BR,#nn	3	3											
	[BR:I],#nn	3	4	[HL],A	2	3	[HL],[I]X	2	4					
	[HL],nn	3	4	[HL],A	2	3	[HL],[I]Y	2	4					
BIT	A,#nn	2	2	A,B	1	2								
	B,#nn	2	2											
	[BR:I],#nn	3	4											
	[HL],#nn	2	3											
INC	A,#nn			A	1	2	[HL]	1	3					
	B,#nn			B	1	2								
	[BR:I],#nn			L	1	2								
				H	1	2								
				BR	1	2								
DEC	A			A	1	2	[HL]	1	3					
	B			B	1	2								
	L			L	1	2								
	H			H	1	2								
	BR			BR	1	2								
CPL				A	2	3	[HL]	2	4					
				B	2	3								
NEG				A	2	3	[HL]	2	4					
				B	2	3								

Instruction list by addressing mode (3/12)

8-bit Transfer		Immediate		Register Direct		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute	
Mnemonic	Operand	Byte Cycle	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle
LD	A,#nn	2	2	A,A	1 1	A,[H]	1 2	A,[X+dd]	3 4	A,[X+L]	2 4	A,[Y+L]	2 4
				A,B	1 1	A,[X]	1 2	A,[Y+dd]	3 4	A,[Y+L]	2 4		
				A,L	1 1	A,[Y]	1 2						
				A,H	1 1								
				A,BR	2 2								
				A,SC	2 2								
				A,NB	2 2								
				A,EP	2 2								
				A,XP	2 2								
				A,YP	2 2								
B,#nn	B,A	2 2	2	B,A	1 1	B,[H]	1 2	B,[X+dd]	3 4	B,[X+L]	2 4	B,[Y+L]	2 4
				B,B	1 1	B,[X]	1 2	B,[Y+dd]	3 4	B,[Y+L]	2 4		
				B,L	1 1	B,[Y]	1 2						
				B,H	1 1								
				L,A	1 1	L,[H]	1 2	L,[X+dd]	3 4	L,[X+L]	2 4	L,[Y+L]	2 4
				L,B	1 1	L,[X]	1 2	L,[Y+dd]	3 4	L,[Y+L]	2 4		
				L,L	1 1	L,[Y]	1 2						
				L,H	1 1								
				H,A	1 1	H,[H]	1 2	H,[X+dd]	3 4	H,[X+L]	2 4	H,[Y+L]	2 4
				H,B	1 1	H,[X]	1 2	H,[Y+dd]	3 4	H,[Y+L]	2 4		
SC,<#nnn	H,L	1 1		H,Y	1 1								
				H,H	1 1								
				BR,A	2 2								
				SC,A	2 3								
				[BR:J,A	2 3	[BR:J],[H]	2 3	[BR:J],[X]	2 4	[BR:J],[Y]	2 4		
				[BR:J,B]	2 3	[BR:J],[B]	2 3	[BR:J],[Y]	2 4				
				[BR:J,L]	2 3	[BR:J],[L]	2 3						
				[BR:J,H]	2 3	[BR:J],[H]	2 3						
				[hhJ,A]	4	[hhJ],A	4						
				[hhJ,B]	4	[hhJ],B	4						
BR,<#hh	[hhJ,L]	4	5	[hhJ,L]	4	[hhJ],L	4	[hhJ,H]	4	[hhJ],H	4		
				[hhJ,H]	4	[hhJ],H	4						

Instruction list by addressing mode (4/12)

8-bit Transfer									
Mnemonic	Opnd	Opnd	Opnd	Opnd	Opnd	Opnd	Opnd	Opnd	Opnd
LD	[HL],#nn	2	3	[HL],A	1	2	[HL],[HL]	1	3
	[HL],B	1	2	[HL],[X]	1	3	[HL],[Y+dd]	3	5
	[HL],L	1	2	[HL],[Y]	1	3	[HL],[Y+L]	3	5
	[HL],H	1	2						
I[X],#nn	2	3	I[X],A	1	2	I[X],[HL]	1	3	I[X],[X+dd]
	I[X],B	1	2	I[X],[X]	1	3	I[X],[Y+dd]	3	5
	I[X],L	1	2	I[X],[Y]	1	3			
	I[X],H	1	2						
I[Y],#nn	2	3	I[Y],A	1	2	I[Y],[HL]	1	3	I[Y],[X+dd]
	I[Y],B	1	2	I[Y],[X]	1	3	I[Y],[Y+dd]	3	5
	I[Y],L	1	2	I[Y],[Y]	1	3			
	I[Y],H	1	2						
	I[X+dd],A	3	4						
	I[X+dd],B	3	4						
	I[X+dd],L	3	4						
	I[X+dd],H	3	4						
	I[Y+dd],A	3	4						
	I[Y+dd],B	3	4						
	I[Y+dd],L	3	4						
	I[Y+dd],H	3	4						
	I[X+L],A	2	4						
	I[X+L],B	2	4						
	I[X+L],L	2	4						
	I[X+L],H	2	4						
	I[Y+L],A	2	4						
	I[Y+L],B	2	4						
	I[Y+L],L	2	4						
	I[Y+L],H	2	4						
NB,#bb	3	4	NB,A	2	3				
EP,#pp	3	3	EP,A	2	2				
XP,#pp	3	3	XP,A	2	2				
YP,#pp	3	3	YP,A	2	2				
EX			A,B	1	2	A,[HL]	1	3	
SWAP			A	1	2	[HL]	1	3	

Instruction list by addressing mode (5/12)

Rotate/Shift	Immediate		Register Direct		Register Indirect		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute		
	Mnemonic	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle
RL		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
RLC		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
RR		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
RRC		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
SLA		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
SLL		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
SRA		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	
SRL		A	2	3	[HL]	2	4					[BR:II]	3	5	
		B	2	3	[HL]	2	4					[BR:II]	3	5	

Instruction list by addressing mode (6/12)

		16-bit Arithmetic Operation		Register Direct		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute	
Mnemonic	Immediate	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand
ADD	BA,#mmmn	3	3	BA,BA BA,HL BA,IX BA,IY	2 2 2 2	4 4 4 4							
	HL,#mmmn	3	3	HL,BA HL,HL HL,IX HL,IY	2 2 2 2	4 4 4 4							
	IX,#mmmn	3	3	IX,BA IX,HL IX,IX IX,IY	2 2 2 2	4 4 4 4							
	IY,#mmmn	3	3	IY,BA IY,HL IY,IX IY,IY	2 2 2 2	4 4 4 4							
	SP,#mmmn	4	4	SP,BA SP,HL	2 2	4 4							
	BA,#mmmn	4	4	BA,BA BA,HL BA,IX BA,IY	2 2 2 2	4 4 4 4							
	HL,#mmmn	4	4	HL,BA HL,HL HL,IX HL,IY	2 2 2 2	4 4 4 4							
	IX,#mmmn	3	3	IX,BA IX,HL IX,IX IX,IY	2 2 2 2	4 4 4 4							
ADC	BA,#mmmn	3	3	BA,BA BA,HL BA,IX BA,IY	2 2 2 2	4 4 4 4							
	HL,#mmmn	4	4	HL,BA HL,HL HL,IX HL,IY	2 2 2 2	4 4 4 4							
	IX,#mmmn	3	3	IX,BA IX,HL IX,IX IX,IY	2 2 2 2	4 4 4 4							
	IY,#mmmn	3	3	IY,BA IY,HL IY,IX IY,IY	2 2 2 2	4 4 4 4							
	SP,#mmmn	4	4	SP,BA SP,HL	2 2	4 4							
SUB	BA,#mmmn	3	3	BA,BA BA,HL BA,IX BA,IY	2 2 2 2	4 4 4 4							
	HL,#mmmn	3	3	HL,BA HL,HL HL,IX HL,IY	2 2 2 2	4 4 4 4							
	IX,#mmmn	3	3	IX,BA IX,HL IX,IX IX,IY	2 2 2 2	4 4 4 4							
	IY,#mmmn	3	3	IY,BA IY,HL IY,IX IY,IY	2 2 2 2	4 4 4 4							
	SP,#mmmn	4	4	SP,BA SP,HL	2 2	4 4							

Instruction list by addressing mode (7/12)

16-bit Arithmetic Operation		Immediate		Register Direct		Register Indirect		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute	
Mnemonic	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle	Operand	Byte	Cycle
SBC	BA,#mmmn	4	4	BA,BA	2	4									
				BA,HL	2	4									
CP				BA,IX	2	4									
				BA,IY	2	4									
	HL,#mmmn	4	4	HL,BA	2	4									
				HL,HL	2	4									
				HL,IX	2	4									
				HL,IY	2	4									
	BA,#mmmn	3	3	BA,BA	2	4									
				BA,HL	2	4									
				BA,IX	2	4									
				BA,IY	2	4									
	HL,#mmmn	3	3	HL,BA	2	4									
				HL,HL	2	4									
				HL,IX	2	4									
				HL,IY	2	4									
	IX,#mmmn	3	3												
	IY,#mmmn	3	3												
	SP,#mmmn	4	4	SP,BA	2	4									
				SP,HL	2	4									
INC				BA	1	2									
				HL	1	2									
DEC				IX	1	2									
				IY	1	2									
				SP	1	2									

Instruction list by addressing mode (8/12)

16-bit Transfer		Immediate		Register Direct		Register Indirect		Register Indirect with Displacement		Register Indirect with Index Register		8-bit Absolute		16-bit Absolute			
Mnemonic	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	
LD	BA,#mmmn	3	3	BA,BA	2	2	BA,[HL]	2	5	BA,[SP+dd]	3	6			BA,[hhll]	3	5
				BA,HL	2	2	BA,[X]	2	5								
				BA,IX	2	2	BA,[Y]	2	5								
				BA,IY	2	2											
				BA,SP	2	2											
				BA,PC	2	2											
				HL,BA	2	2	HL,[HL]	2	5	HL,[SP+dd]	3	6					
				HL,HL	2	2	HL,[X]	2	5								
				HL,IX	2	2	HL,[Y]	2	5								
				HL,IY	2	2											
				HL,SP	2	2											
				HL,PC	2	2											
				IX,BA	2	2	IX,[HL]	2	5	IX,[SP+dd]	3	6					
				IX,HL	2	2	IX,[X]	2	5								
				IX,IX	2	2	IX,[Y]	2	5								
				IX,IY	2	2											
				IX,SP	2	2											
				Y,#mmmn	3	3	Y,BA	2	2	Y,[HL]	2	5	Y,[SP+dd]	3	6		
				Y,HL	2	2	Y,[X]	2	5								
				Y,IX	2	2	Y,[Y]	2	5								
				Y,IY	2	2											
				Y,SP	2	2											
				SP,#mmmn	4	4	SP,BA	2	2								
				SP,HL	2	2	[hhll],BA	3	5								
				SP,IX	2	2	[hhll],HL	3	5								
				SP,IY	2	2	[hhll],IX	3	5								
				SP,SP	2	2	[hhll],IY	3	5								
							[hhll],SP	4	6								

Instruction list by addressing mode (9/12)

16-bit Transfer		Immediate	Register Direct	Register Indirect	Register Indirect with Displacement	Register Indirect with Index Register	8-bit Absolute	16-bit Absolute
Mnemonic	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle	Operand	Byte/Cycle
LD	[HL],BA	2	5					
	[HL],HL	2	5					
	[HL],IX	2	5					
	[HL],IY	2	5					
	[IX],BA	2	5					
	[IX],HL	2	5					
	[IX],IX	2	5					
	[IX],IY	2	5					
	[IY],BA	2	5					
	[IY],HL	2	5					
EX	[IY],IX	2	5					
	[IY],IY	2	5					
	[SP+dd],BA	3	6					
	[SP+dd],HL	3	6					
	[SP+dd],IX	3	6					
EX	[SP+dd],IY	3	6					
	BA,HL	1	3					
	BA,IX	1	3					
	BA,IY	1	3					
EX	BA,SP	1	3					

Instruction list by addressing mode (10/12)

Branch	8-bit Indirect			16-bit Indirect			Sined 8-bit PC Relative			Sined 16-bit PC Relative			Register Direct			Others		
	Mnemonic	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	Operand	Byte Cycle	
JRS						rr	C,rr	2	2									
						NC,rr	2	2										
						Z,rr	2	2										
						NZ,rr	2	2										
						LT,rr	3	3										
						LE,rr	3	3										
						GT,rr	3	3										
						GE,rr	3	3										
						V,rr	3	3										
						NV,rr	3	3										
						P,rr	3	3										
						M,rr	3	3										
						F0,rr	3	3										
						F1,rr	3	3										
						F2,rr	3	3										
						F3,rr	3	3										
						NF0,rr	3	3										
						NF1,rr	3	3										
						NF2,rr	3	3										
						NF3,rr	3	3										
JRL							qqrr	3	3									
							C,qqrr	3	3									
							NC,qqrr	3	3									
							Z,qqrr	3	3									
							NZ,qqrr	3	3									
JP	[kk]	2	4											HL	1	2		
DJR																		

Instruction list by addressing mode (11/12)

Instruction list by addressing mode (12/12)

Stack Control

Mnemonic	Register	Operand	Byte	Cycle	Implide
POP	A	2	3	ALL	2 11
	B	2	3		
	L	2	3		
	H	2	3		
	BR	1	2	ALE	2 14
	SC	1	2		
	EP	1	2		
	IP	1	3		
	BA	1	3		
	HL	1	3		
	IX	1	3		
	IY	1	3		
PUSH	A	2	3	ALL	2 12
	B	2	3		
	L	2	3		
	H	2	3		
	BR	1	3	ALE	2 15
	SC	1	3		
	EP	1	3		
	IP	1	4		
	BA	1	4		
	HL	1	4		
	IX	1	4		
	IY	1	4		

Multiplication and Division

Mnemonic	Implide
MLT	2 12
DIV	2 13

Auxiliary Operation

Mnemonic	Implide
PACK	1 2
UPCK	1 2
SEP	2 3

System Control

Mnemonic	Implide
NOP	1 2
HALT	2 3
SLP	2 3

APPENDIX C Instruction Index

ADC: 8-bit Addition with Carry

ADC	A, A	60
ADC	A, B	60
ADC	A, #nn	60
ADC	A, [BR: <i>ll</i>]	60
ADC	A, [hh <i>ll</i>]	61
ADC	A, [HL]	61
ADC	A, [IX]	62
ADC	A, [IX+dd]	62
ADC	A, [IX+L]	63
ADC	A, [IY]	62
ADC	A, [IY+dd]	62
ADC	A, [IY+L]	63
ADC	[HL], A	63
ADC	[HL], #nn	64
ADC	[HL], [IX]	64
ADC	[HL], [IY]	64

ADC: 16-bit Addition with Carry

ADC	BA, BA	65
ADC	BA, HL	65
ADC	BA, IX	65
ADC	BA, IY	65
ADC	BA, #mmnn	65
ADC	HL, BA	66
ADC	HL, HL	66
ADC	HL, IX	66
ADC	HL, IY	66
ADC	HL, #mmnn	66

ADD: 8-bit Addition

ADD	A, A	67
ADD	A, B	67
ADD	A, #nn	67
ADD	A, [BR: <i>ll</i>]	67
ADD	A, [hh <i>ll</i>]	68
ADD	A, [HL]	68
ADD	A, [IX]	68
ADD	A, [IX+dd]	69
ADD	A, [IX+L]	69
ADD	A, [IY]	68
ADD	A, [IY+dd]	69
ADD	A, [IY+L]	69
ADD	[HL], A	70
ADD	[HL], #nn	70
ADD	[HL], [IX]	71
ADD	[HL], [IY]	71

ADD: 16-bit Addition

ADD	BA, BA	71
ADD	BA, HL	71
ADD	BA, IX	71
ADD	BA, IY	71
ADD	BA, #mmnn	72
ADD	HL, BA	72
ADD	HL, HL	72
ADD	HL, IX	72
ADD	HL, IY	72
ADD	HL, #mmnn	72
ADD	IX, BA	73
ADD	IX, HL	73
ADD	IX, #mmnn	73
ADD	IY, BA	73
ADD	IY, HL	73
ADD	IY, #mmnn	74
ADD	SP, BA	74
ADD	SP, HL	74
ADD	SP, #mmnn	74

AND: Logical Product

AND	A, A	75
AND	A, B	75
AND	A, #nn	75
AND	A, [BR: <i>ll</i>]	75
AND	A, [hh <i>ll</i>]	76
AND	A, [HL]	76
AND	A, [IX]	76
AND	A, [IX+dd]	77
AND	A, [IX+L]	77
AND	A, [IY]	76
AND	A, [IY+dd]	77
AND	A, [IY+L]	77
AND	B, #nn	78
AND	H, #nn	78
AND	L, #nn	78
AND	SC, #nn	79
AND	[BR: <i>ll</i>], #nn	79
AND	[HL], A	79
AND	[HL], #nn	80
AND	[HL], [IX]	80
AND	[HL], [IY]	80

BIT: Bit Test

BIT	A, B	81
BIT	A, #nn	81

BIT: Bit Test

BIT	B, #nn	81
BIT	[BR: <i>ll</i>], #nn	82
BIT	[HL], #nn	82

CALL: Indirect Call

CALL	[hh <i>ll</i>]	83
------	-----------------------	----

CARL: Relative Call (long)

CARL	C, qqrr	85
CARL	NC, qqrr	85
CARL	NZ, qqrr	85
CARL	qqrr	84
CARL	Z, qqrr	85

CARS: Relative Call (short)

CARS	C, rr	87
CARS	F0, rr	88
CARS	F1, rr	88
CARS	F2, rr	88
CARS	F3, rr	88
CARS	GE, rr	88
CARS	GT, rr	88
CARS	LE, rr	88
CARS	LT, rr	88
CARS	M, rr	88
CARS	NC, rr	87
CARS	NF0, rr	88
CARS	NF1, rr	88
CARS	NF2, rr	88
CARS	NF3, rr	88
CARS	NV, rr	88
CARS	NZ, rr	87
CARS	P, rr	88
CARS	rr	86
CARS	V, rr	88
CARS	Z, rr	87

CP: 8-bit Comparison

CP	A, A	90
CP	A, B	90
CP	A, #nn	90
CP	A, [BR: <i>ll</i>]	90
CP	A, [hh <i>ll</i>]	91
CP	A, [HL]	91
CP	A, [IX]	92
CP	A, [IX+dd]	92
CP	A, [IX+L]	93
CP	A, [IY]	92
CP	A, [IY+dd]	92
CP	A, [IY+L]	93

CP: 8-bit Comparison

CP	B, #nn	93
CP	BR, #hh	94
CP	H, #nn	94
CP	L, #nn	94
CP	[BR: <i>ll</i>], #nn	95
CP	[HL], A	95
CP	[HL], #nn	96
CP	[HL], [IX]	96
CP	[HL], [IY]	96

CP: 16-bit Comparison

CP	BA, BA	97
CP	BA, HL	97
CP	BA, IX	97
CP	BA, IY	97
CP	BA, #mmnn	97
CP	HL, BA	98
CP	HL, HL	98
CP	HL, IX	98
CP	HL, IY	98
CP	HL, #mmnn	98
CP	IX, #mmnn	99
CP	IY, #mmnn	99
CP	SP, BA	100
CP	SP, HL	100
CP	SP, #mmnn	100

CPL: Complement of 1

CPL	A	101
CPL	B	101
CPL	[BR: <i>ll</i>]	101
CPL	[HL]	101

DEC: 8-bit Decrement (-1)

DEC	A	102
DEC	B	102
DEC	BR	102
DEC	H	102
DEC	L	102
DEC	[BR: <i>ll</i>]	102
DEC	[HL]	103

DEC: 16-bit Decrement (-1)

DEC	BA	103
DEC	HL	103
DEC	IX	103
DEC	IY	103
DEC	SP	103

DIV: Division

DIV	104
-----	-------	-----

DJR: Relative Jump with B Register Decrement

DJR NZ, rr 104

EX: 8-bit Data ExchangeEX A, B 105
EX A, [HL] 105**EX: 16-bit Data Exchange**EX BA, HL 105
EX BA, IX 105
EX BA, IY 105
EX BA, SP 105**HALT: HALT mode**

HALT 106

INC: 8-bit Increment (+1)INC A 106
INC B 106
INC BR 106
INC H 106
INC L 106
INC [BR:ll] 107
INC [HL] 107**INC: 16-bit Increment (+1)**INC BA 107
INC HL 107
INC IX 107
INC IY 107
INC SP 108**INT: Software Interrupt**

INT [kk] 108

JP: Indirect JumpJP HL 109
JP [kk] 109**JRL: Relative Jump (long)**JRL C, qqrr 111
JRL NC, qqrr 111
JRL NZ, qqrr 111
JRL qqrr 110
JRL Z, qqrr 111**JRS: Relative Jump (short)**JRS C, rr 113
JRS F0, rr 113
JRS F1, rr 113
JRS F2, rr 113
JRS F3, rr 113**JRS: Relative Jump (short)**JRS GE, rr 113
JRS GT, rr 113
JRS LE, rr 113
JRS LT, rr 113
JRS M, rr 113
JRS NC, rr 113
JRS NF0, rr 113
JRS NF1, rr 113
JRS NF2, rr 113
JRS NF3, rr 113
JRS NV, rr 113
JRS NZ, rr 113
JRS P, rr 113
JRS rr 112
JRS V, rr 113
JRS Z, rr 113**LD: 8-bit Load**LD A, A 115
LD A, B 115
LD A, BR 115
LD A, EP 116
LD A, H 115
LD A, L 115
LD A, NB 116
LD A, SC 115
LD A, XP 116
LD A, YP 116
LD A, #nn 122
LD A, [BR:ll] 125
LD A, [hhll] 127
LD A, [HL] 127
LD A, [IX] 129
LD A, [IX+dd] 132
LD A, [IX+L] 135
LD A, [IY] 130
LD A, [IY+dd] 133
LD A, [IY+L] 136
LD B, A 115
LD B, B 115
LD B, H 115
LD B, L 115
LD B, #nn 122
LD B, [BR:ll] 125
LD B, [hhll] 127
LD B, [HL] 127
LD B, [IX] 129
LD B, [IX+dd] 132
LD B, [IX+L] 135
LD B, [IY] 130

LD: 8-bit Load

LD	B, [IY+dd]	133
LD	B, [IY+L]	136
LD	BR, A	116
LD	BR, #hh	122
LD	EP, A	117
LD	EP, #pp	123
LD	H, A	115
LD	H, B	115
LD	H, H	115
LD	H, L	115
LD	H, #nn	122
LD	H, [BR:lI]	125
LD	H, [hhll]	127
LD	H, [HL]	127
LD	H, [IX]	129
LD	H, [IX+dd]	132
LD	H, [IX+L]	135
LD	H, [IY]	130
LD	H, [IY+dd]	133
LD	H, [IY+L]	136
LD	L, A	115
LD	L, B	115
LD	L, H	115
LD	L, L	115
LD	L, #nn	122
LD	L, [BR:lI]	125
LD	L, [hhll]	127
LD	L, [HL]	127
LD	L, [IX]	129
LD	L, [IX+dd]	132
LD	L, [IX+L]	135
LD	L, [IY]	130
LD	L, [IY+dd]	133
LD	L, [IY+L]	136
LD	NB, A	117
LD	NB, #bb	123
LD	SC, A	116
LD	SC, #nn	122
LD	XP, A	117
LD	XP, #pp	123
LD	YP, A	117
LD	YP, #pp	124
LD	[BR:lI], A	117
LD	[BR:lI], B	117
LD	[BR:lI], H	117
LD	[BR:lI], L	117
LD	[BR:lI], #nn	124
LD	[BR:lI], [HL]	128
LD	[BR:lI], [IX]	129
LD	[BR:lI], [IY]	131

LD: 8-bit Load

LD	[hhll], A	118
LD	[hhll], B	118
LD	[hhll], H	118
LD	[hhll], L	118
LD	[HL], A	118
LD	[HL], B	118
LD	[HL], H	118
LD	[HL], L	118
LD	[HL], #nn	124
LD	[HL], [BR:lI]	126
LD	[HL], [HL]	128
LD	[HL], [IX]	129
LD	[HL], [IX+dd]	132
LD	[HL], [IX+L]	135
LD	[HL], [IY]	131
LD	[HL], [IY+dd]	134
LD	[HL], [IY+L]	137
LD	[IX], A	119
LD	[IX], B	119
LD	[IX], H	119
LD	[IX], L	119
LD	[IX], #nn	125
LD	[IX], [BR:lI]	126
LD	[IX], [HL]	128
LD	[IX], [IX]	130
LD	[IX], [IX+dd]	133
LD	[IX], [IX+L]	136
LD	[IX], [IY]	131
LD	[IX], [IY+dd]	134
LD	[IX], [IY+L]	137
LD	[IX+dd], A	120
LD	[IX+dd], B	120
LD	[IX+dd], H	120
LD	[IX+dd], L	120
LD	[IX+L], A	121
LD	[IX+L], B	121
LD	[IX+L], H	121
LD	[IX+L], L	121
LD	[IY], A	119
LD	[IY], B	119
LD	[IY], H	119
LD	[IY], L	119
LD	[IY], #nn	125
LD	[IY], [BR:lI]	126
LD	[IY], [HL]	128
LD	[IY], [IX]	130
LD	[IY], [IX+dd]	133
LD	[IY], [IX+L]	136
LD	[IY], [IY]	131
LD	[IY], [IY+dd]	134

LD: 8-bit Load

LD	[IY], [IY+L]	137
LD	[IY+dd], A	120
LD	[IY+dd], B	120
LD	[IY+dd], H	120
LD	[IY+dd], L	120
LD	[IY+L], A	121
LD	[IY+L], B	121
LD	[IY+L], H	121
LD	[IY+L], L	121

LD: 16-bit Load

LD	BA, BA	138
LD	BA, HL	138
LD	BA, IX	138
LD	BA, IY	138
LD	BA, PC	138
LD	BA, SP	138
LD	BA, #mmnn	143
LD	BA, [hhll]	144
LD	BA, [HL]	145
LD	BA, [IX]	146
LD	BA, [IY]	146
LD	BA, [SP+dd]	147
LD	HL, BA	138
LD	HL, HL	138
LD	HL, IX	138
LD	HL, IY	138
LD	HL, PC	139
LD	HL, SP	139
LD	HL, #mmnn	143
LD	HL, [hhll]	144
LD	HL, [HL]	145
LD	HL, [IX]	146
LD	HL, [IY]	146
LD	HL, [SP+dd]	147
LD	IX, BA	138
LD	IX, HL	138
LD	IX, IX	138
LD	IX, IY	138
LD	IX, SP	139
LD	IX, #mmnn	143
LD	IX, [hhll]	144
LD	IX, [HL]	145
LD	IX, [IX]	146
LD	IX, [IY]	146
LD	IX, [SP+dd]	147
LD	IY, BA	138
LD	IY, HL	138
LD	IY, IX	138
LD	IY, IY	138

LD: 16-bit Load

LD	IY, SP	139
LD	IY, #mmnn	143
LD	IY, [hhll]	144
LD	IY, [HL]	145
LD	IY, [IX]	146
LD	IY, [IY]	146
LD	IY, [SP+dd]	147
LD	SP, BA	140
LD	SP, HL	140
LD	SP, IX	140
LD	SP, IY	140
LD	SP, #mmnn	144
LD	SP, [hhll]	145
LD	[hhll], BA	140
LD	[hhll], HL	140
LD	[hhll], IX	140
LD	[hhll], IY	140
LD	[hhll], SP	141
LD	[HL], BA	141
LD	[HL], HL	141
LD	[HL], IX	141
LD	[HL], IY	141
LD	[IX], BA	142
LD	[IX], HL	142
LD	[IX], IX	142
LD	[IX], IY	142
LD	[IY], BA	142
LD	[IY], HL	142
LD	[IY], IX	142
LD	[IY], IY	142
LD	[SP+dd], BA	143
LD	[SP+dd], HL	143
LD	[SP+dd], IX	143
LD	[SP+dd], IY	143

MLT: Multiplication

MLT	147
-----	-------	-----

NEG: Negate (complement of 2)

NEG	A	148
NEG	B	148
NEG	[BR:ll]	148
NEG	[HL]	148

NOP: No Operation

NOP	149
-----	-------	-----

OR: Logical Sum

OR	A, A	149
OR	A, B	149

OR: Logical Sum

OR	A, #nn	149
OR	A, [BR:lI]	150
OR	A, [hhll]	150
OR	A, [HL]	150
OR	A, [IX]	151
OR	A, [IX+dd]	151
OR	A, [IX+L]	152
OR	A, [IY]	151
OR	A, [IY+dd]	151
OR	A, [IY+L]	152
OR	B, #nn	152
OR	H, #nn	153
OR	L, #nn	152
OR	SC, #nn	153
OR	[BR:lI], #nn	153
OR	[HL], A	154
OR	[HL], #nn	154
OR	[HL], [IX]	154
OR	[HL], [IY]	154

PACK: Pack

PACK	155
------	-------	-----

POP: Pop

POP	A	155
POP	ALE	157
POP	ALL	157
POP	B	155
POP	BA	155
POP	BR	156
POP	EP	156
POP	H	155
POP	HL	155
POP	IP	156
POP	IX	155
POP	IY	155
POP	L	155
POP	SC	156

PUSH: Push

PUSH	A	158
PUSH	ALE	160
PUSH	ALL	160
PUSH	B	158
PUSH	BA	158
PUSH	BR	159
PUSH	EP	159
PUSH	H	158
PUSH	HL	158
PUSH	IP	159

PUSH: Push

PUSH	IX	158
PUSH	IY	158
PUSH	L	158
PUSH	SC	160

RET: Return

RET	161
-----	-------	-----

RET: Return from Exception Processing

RETE	161
------	-------	-----

RET: Return & Skip

RETS	162
------	-------	-----

RL: Rotate to Left with Carry

RL	A	162
RL	B	162
RL	[BR:lI]	163
RL	[HL]	163

RL: Rotate to Left

RLC	A	163
RLC	B	163
RLC	[BR:lI]	164
RLC	[HL]	164

RL: Rotate to Right with Carry

RR	A	164
RR	B	164
RR	[BR:lI]	165
RR	[HL]	165

RL: Rotate to Right

RRC	A	166
RRC	B	166
RRC	[BR:lI]	166
RRC	[HL]	166

SBC: 8-bit Subtraction with Carry

SBC	A, A	167
SBC	A, B	167
SBC	A, #nn	167
SBC	A, [BR:lI]	167
SBC	A, [hhll]	168
SBC	A, [HL]	168
SBC	A, [IX]	168
SBC	A, [IX+dd]	169
SBC	A, [IX+L]	169
SBC	A, [IY]	168
SBC	A, [IY+dd]	169
SBC	A, [IY+L]	169

SBC: 8-bit Subtraction with Carry

SBC	[HL], A	170
SBC	[HL], #nn	170
SBC	[HL], [IX]	171
SBC	[HL], [IY]	171

SBC: 16-bit Subtraction with Carry

SBC	BA, BA	171
SBC	BA, HL	171
SBC	BA, IX	171
SBC	BA, IY	171
SBC	BA, #mmnn	172
SBC	HL, BA	172
SBC	HL, HL	172
SBC	HL, IX	172
SBC	HL, IY	172
SBC	HL, #mmnn	172

SEP: Code Extension

SEP	173
-----	-------	-----

SLA: Shift to Left Arithmetic

SLA	A	173
SLA	B	173
SLA	[BR:l]	174
SLA	[HL]	174

SLL: Shift to Left Logical

SLL	A	175
SLL	B	175
SLL	[BR:l]	175
SLL	[HL]	176

SLP: SLEEP Mode

SLP	176
-----	-------	-----

SRA: Shift to Right Arithmetic

SRA	A	177
SRA	B	177
SRA	[BR:l]	177
SRA	[HL]	178

SRL: Shift to Right Logical

SRL	A	178
SRL	B	178
SRL	[BR:l]	179
SRL	[HL]	179

SUB: 8-bit Subtraction

SUB	A, A	180
SUB	A, B	180
SUB	A, #nn	180

SUB: 8-bit Subtraction

SUB	A, [BR:l]	180
SUB	A, [hhll]	181
SUB	A, [HL]	181
SUB	A, [IX]	181
SUB	A, [IX+dd]	182
SUB	A, [IX+L]	182
SUB	A, [IY]	181
SUB	A, [IY+dd]	182
SUB	A, [IY+L]	182
SUB	[HL], A	183
SUB	[HL], #nn	183
SUB	[HL], [IX]	184
SUB	[HL], [IY]	184

SUB: 16-bit Subtraction

SUB	BA, BA	184
SUB	BA, HL	184
SUB	BA, IX	184
SUB	BA, IY	184
SUB	BA, #mmnn	185
SUB	HL, BA	185
SUB	HL, HL	185
SUB	HL, IX	185
SUB	HL, IY	185
SUB	HL, #mmnn	185
SUB	IX, BA	186
SUB	IX, HL	186
SUB	IX, #mmnn	186
SUB	IY, BA	186
SUB	IY, HL	186
SUB	IY, #mmnn	187
SUB	SP, BA	187
SUB	SP, HL	187
SUB	SP, #mmnn	187

SWAP: Exchange (upper/lower 4 bits)

SWAP	A	188
SWAP	[HL]	188

UPCK: Unpack

UPCK	188
------	-------	-----

XOR: Exclusive OR

XOR	A, A	189
XOR	A, B	189
XOR	A, #nn	189
XOR	A, [BR:l]	189
XOR	A, [hhll]	190
XOR	A, [HL]	190
XOR	A, [IX]	190

XOR: Exclusive OR

XOR	A, [IX+dd]	191
XOR	A, [IX+L]	191
XOR	A, [IY]	190
XOR	A, [IY+dd]	191
XOR	A, [IY+L]	191
XOR	B, #nn	192
XOR	H, #nn	192
XOR	L, #nn	192
XOR	SC, #nn	193
XOR	[BR:II], #nn	193
XOR	[HL], A	193
XOR	[HL], #nn	194
XOR	[HL], [IX]	194
XOR	[HL], [IY]	194

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone: +1-310-955-5300 Fax: +1-310-955-5400

- SALES OFFICES -

West

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central

1450 East American Lane, Suite 1550
Schaumburg, IL 60173, U.S.A.
Phone: +1-847-517-7667 Fax: +1-847-517-7601

101 Virginia Street, Suite 290

Crystal Lake, IL 60014, U.S.A.
Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

4300 Six Forks Road, Suite 430
Raleigh, NC 27609, U.S.A.
Phone: +1-919-781-7667 Fax: +1-919-781-6778

1700 Spinaker Drive

Alpharetta, GA 30005, U.S.A.
Phone: +1-770-754-4872 Fax: +1-770-753-0601

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15
80992 Muenchen, GERMANY
Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

- GERMANY -

SALES OFFICE

Breidenbachstrasse 46
D-51373 Leverkusen, GERMANY
Phone: +49-(0)214-83070-0 Fax: +49-(0)214-83070-10

- UNITED KINGDOM -

UK BRANCH OFFICE

G6 Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

- FRANCE -

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE
Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

ASIA

- HONG KONG, CHINA -

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road
Wanchai, HONG KONG
Phone: +852-2585-4600 Fax: +852-2827-4346
Telex: 65542 EPSCO HX

- CHINA -

SHANGHAI EPSON ELECTRONICS CO., LTD.

4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone: 21-6485-5552 Fax: 21-6485-0775

- TAIWAN, R.O.C. -

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287, Nanking East Road, Sec. 3
Taipei, TAIWAN, R.O.C.
Phone: 02-2717-7360 Fax: 02-2712-9164
Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2
HsinChu 300, TAIWAN, R.O.C.
Phone: 03-573-9900 Fax: 03-573-9169

- SINGAPORE -

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00
Millenia Tower, SINGAPORE 039192
Phone: +65-337-7911 Fax: +65-334-2716

- KOREA -

SEIKO EPSON CORPORATION

KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-Dong
Youngdeungpo-Ku, Seoul, 150-010, KOREA
Phone: 02-784-6027 Fax: 02-767-3677

- JAPAN -

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department

IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department I

(Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department II

(Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of “**Saving**” **Technology**, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers’ dreams.
Epson IS energy savings.

EPSON

SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION

- Electronic devices information on Epson WWW server

<http://www.epson.co.jp>