




# E0C88308


- Watchdog timer ..... Generates NMI
- Supply voltage detection (SVD) circuit .... 16 levels (0.2V steps from 1.8V to 5.5V) can be detected
- Analog comparator ..... 2 channels built-in (Bidirectional I/O port is used as the input port)
- Interrupt ..... External : 2 systems (SCI, K inputs)  
Internal : 4 systems (W/D, PTM/EV, TMB, SW)
- Supply voltage ..... 1.8V to 5.5V
- Current consumption .....
 

SLEEP mode	200nA	(3V)	(Low power mode)
HALT mode	1.0μA	(32.768kHz/3V)	(Low power mode)
RUN mode	8.0μA	(32.768kHz/3V)	(Low power mode)
	1.8mA	(4.2MHz/3V)	(Normal mode)
- Package ..... QFP8-160pin (plastic)

## ■ BLOCK DIAGRAM



## ■ PIN CONFIGURATION



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	N.C.	41	N.C.	81	OSC1	121	N.C.
2	SEG13	42	COM22/SEG50	82	OSC2	122	R06/A6
3	SEG14	43	COM21/SEG51	83	TEST	123	R07/A7
4	SEG15	44	COM20/SEG52	84	RESET	124	R10/A8
5	SEG16	45	COM19/SEG53	85	MCU/MPU	125	R11/A9
6	SEG17	46	COM18/SEG54	86	N.C.	126	R12/A10
7	SEG18	47	COM17/SEG55	87	K10/EVIN	127	R13/A11
8	SEG19	48	COM16/SEG56	88	K07	128	R14/A12
9	SEG20	49	COM15	89	K06	129	R15/A13
10	SEG21	50	COM14	90	K05	130	R16/A14
11	SEG22	51	COM13	91	K04	131	R17/A15
12	SEG23	52	COM12	92	K03	132	R20/A16
13	SEG24	53	COM11	93	K02	133	R21/A17
14	SEG25	54	COM10	94	K01	134	R22/A18
15	SEG26	55	COM9	95	K00	135	R23/RD
16	SEG27	56	COM8	96	P17/CMPP1	136	R24/W $\bar{R}$
17	SEG28	57	COM7	97	P16/CMPP1	137	R25/CL
18	SEG29	58	COM6	98	P15/CMPP0	138	R26/FR
19	SEG30	59	COM5	99	P14/CMPP0	139	R27/TOUT
20	SEG31	60	COM4	100	P13/SRD $\bar{Y}$	140	R30/CE0
21	N.C.	61	N.C.	101	P12/SCLK	141	N.C.
22	SEG32	62	COM3	102	P11/SOUT	142	R31/CE1
23	SEG33	63	COM2	103	P10/SIN	143	R32/CE2
24	SEG34	64	COM1	104	P07/D7	144	R33/CE3
25	SEG35	65	COM0	105	P06/D6	145	R34/FOUT
26	SEG36	66	CE	106	P05/D5	146	R50/BZ
27	SEG37	67	CD	107	P04/D4	147	SEG0
28	SEG38	68	CC	108	P03/D3	148	SEG1
29	SEG39	69	CB	109	P02/D2	149	SEG2
30	SEG40	70	CA	110	P01/D1	150	SEG3
31	COM31/SEG41	71	Vc5	111	P00/D0	151	SEG4
32	COM30/SEG42	72	Vc4	112	N.C.	152	SEG5
33	COM29/SEG43	73	Vc3	113	N.C.	153	SEG6
34	COM28/SEG44	74	Vc2	114	R00/A0	154	SEG7
35	COM27/SEG45	75	Vc1	115	R01/A1	155	SEG8
36	COM26/SEG46	76	OSC3	116	R02/A2	156	SEG9
37	COM25/SEG47	77	OSC4	117	R03/A3	157	SEG10
38	COM24/SEG48	78	Vd1	118	R04/A4	158	SEG11
39	COM23/SEG49	79	Vdd	119	R05/A5	159	SEG12
40	N.C.	80	Vss	120	N.C.	160	N.C.

N.C. : No Connection

## ■ PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
VDD	79	–	Power supply (+) terminal
VSS	80	–	Power supply (GND) terminal
VD1	78	–	Regulated voltage output terminal for oscillators
Vc1–Vc5	75–71	O	LCD drive voltage output terminals
CA–CE	70–66	–	Booster capacitor connection terminals for LCD
OSC1	81	I	OSC1 oscillation input terminal (select crystal oscillation/CR oscillation/external clock input with mask option)
OSC2	82	O	OSC1 oscillation output terminal
OSC3	76	I	OSC3 oscillation input terminal (select crystal/ceramic/CR oscillation/external clock input with mask option)
OSC4	77	O	OSC3 oscillation output terminal
MCU/MPU	85	I	Terminal for setting MCU or MPU modes
K00–K07	88–95	I	Input port (K00–K07) terminal
K10/EVIN	87	I	Input port (K10) terminal or event counter external clock (EVIN) input terminal
R00–R07 /A0–A7	114–119, 122, 123	O	Output port (R00–R07) terminals or address bus (A0–A7)
R10–R17 /A8–A15	124–131	O	Output port (R10–R17) terminals or address bus (A8–A15)
R20–R22 /A16–A18	132–134	O	Output port (R20–R22) terminals or address bus (A16–A18)
R23/RD	135	O	Output port (R23) terminal or read signal ( $\overline{RD}$ ) output terminal
R24/WR	136	O	Output port (R24) terminal or write signal ( $\overline{WR}$ ) output terminal
R25/CL	137	O	Output port (R25) terminal or LCD synchronous signal (CL) output terminal
R26/FR	138	O	Output port (R26) terminal or LCD frame signal (FR) output terminal
R27/TOUT	139	O	Output port (R27) terminal or programmable timer underflow signal (TOUT) output terminal
R30–R33 /CE0–CE3	140, 142–144	O	Output port (R30–R33) terminals or chip enable (CE0–CE3) output terminals
R34/FOUT	145	O	Output port (R34) terminal or clock (FOUT) output terminal
R50/BZ	146	O	Output port (R50) terminal or buzzer (BZ) output terminal
P00–P07/D0–D7	104–111	I/O	I/O port (P00–P07) terminals or data bus (D0–D7)
P10/SIN	103	I/O	I/O port (P10) terminal or serial I/F data input (SIN) terminal
P11/SOUT	102	I/O	I/O port (P11) terminal or serial I/F data output (SOUT) terminal
P12/SCLK	101	I/O	I/O port (P12) terminal or serial I/F clock ( $\overline{SCLK}$ ) I/O terminal
P13/SRDY	100	I/O	I/O port (P13) terminal or serial I/F ready signal ( $\overline{SRDY}$ ) output terminal
P14/CMPP0	99	I/O	I/O port (P14) terminal or comparator 0 non-inverted input terminal
P15/CMPP0	98	I/O	I/O port (P15) terminal or comparator 0 inverted input terminal
P16/CMPP1	97	I/O	I/O port (P16) terminal or comparator 1 non-inverted input terminal
P17/CMPP1	96	I/O	I/O port (P17) terminal or comparator 1 inverted input terminal
COM0–COM15	65–62, 60–49	O	LCD common output terminals
COM16–COM31 /SEG56–SEG41	48–42, 39–31	O	LCD common output terminals (when 1/32 duty is selected) or LCD segment output terminal (when 1/16 or 1/8 duty is selected)
SEG0–SEG40	147–159, 2–20, 22–30	O	LCD segment output terminals
RESET	84	I	Initial reset input terminal
TEST	* 83	I	Test input terminal

\* TEST is the terminal used for outgoing inspection of the IC. For normal operation be sure it is connected to VDD.

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

(V<sub>SS</sub> = 0V)

Rating	Symbol	Condition	Value	Unit	Note
Power voltage	V <sub>DD</sub>		-0.3 to +7.0	V	
Liquid crystal power voltage	V <sub>C5</sub>		-0.3 to +7.0	V	
Input voltage	V <sub>I</sub>		-0.3 to V <sub>DD</sub> + 0.3	V	
Output voltage	V <sub>O</sub>		-0.3 to V <sub>DD</sub> + 0.3	V	1
High level output current	I <sub>OH</sub>	1 terminal	-5	mA	
		Total of all terminals	-20	mA	
Low level output current	I <sub>OL</sub>	1 terminal	5	mA	
		Total of all terminals	20	mA	
Permitted loss	P <sub>D</sub>		200	mW	2
Operating temperature	T <sub>opr</sub>		-40 to +85	°C	
Storage temperature	T <sub>stg</sub>		-65 to +150	°C	

Note) 1 Case that to Nch open drain output by the mask option is included.

2 In case of plastic package.

### ● Recommended Operating Conditions

(V<sub>SS</sub> = 0V, T<sub>a</sub> = -40 to 85°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit	Note
Operating power voltage (Normal mode)	V <sub>DD</sub>		2.4		5.5	V	
Operating power voltage (Low power mode)	V <sub>DD</sub>		1.8		3.5	V	
Operating power voltage (High speed mode)	V <sub>DD</sub>		3.5		5.5	V	
Operating frequency (Normal mode)	f <sub>OSC1</sub> f <sub>OSC3</sub>	V <sub>DD</sub> = 2.4 to 5.5V	30	32.768	50	kHz	3
			0.03		4.2	MHz	3
Operating frequency (Low power mode)	f <sub>OSC1</sub>	V <sub>DD</sub> = 1.8 to 3.5V	30	32.768	50	kHz	3
Operating frequency (High speed mode)	f <sub>OSC1</sub> f <sub>OSC3</sub>	V <sub>DD</sub> = 3.5 to 5.5V	30	32.768	50	kHz	3
			0.03		8.2	MHz	3
Liquid crystal power voltage	V <sub>C5</sub>	V <sub>C5</sub> ≥ V <sub>C4</sub> ≥ V <sub>C3</sub> ≥ V <sub>C2</sub> ≥ V <sub>C1</sub> ≥ V <sub>SS</sub>			6.0	V	4
Capacitor between V <sub>D1</sub> and V <sub>SS</sub>	C1			0.1		μF	
Capacitor between V <sub>C1</sub> and V <sub>SS</sub>	C2			0.1		μF	5
Capacitor between V <sub>C2</sub> and V <sub>SS</sub>	C3			0.1		μF	5
Capacitor between V <sub>C3</sub> and V <sub>SS</sub>	C4			0.1		μF	5
Capacitor between V <sub>C4</sub> and V <sub>SS</sub>	C5			0.1		μF	5
Capacitor between V <sub>C5</sub> and V <sub>SS</sub>	C6			0.1		μF	5
Capacitor between CA and CB	C7			0.1		μF	5
Capacitor between CA and CC	C8			0.1		μF	5
Capacitor between CD and CE	C9			0.1		μF	5
Resistor between V <sub>C1</sub> and V <sub>SS</sub>	R1			100		kΩ	6

Note) 3 When an external clock is input from the OSC1 terminal by the mask option, do not connect anything to the OSC2 terminal, and when an external clock is input from the OSC3 terminal, do not connect to the OSC4 terminal.

4 When external power supply is selected by the mask option.

5 When LCD drive power is not used, the capacitor is not necessary. In this case, do not connect anything to V<sub>C1</sub> to V<sub>C5</sub> and CA to CE terminals.

6 It is necessary when the panel load is large and for 1/32 duty driving. The resistance value should be decided by connecting it to the actual panel to be used.

### ● DC Characteristics

(Unless otherwise specified: V<sub>DD</sub> = 1.8 to 5.5V, V<sub>SS</sub> = 0V, T<sub>a</sub> = -40 to 85°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
High level input voltage (1)	V <sub>IH1</sub>	Kxx, Pxx, MCU/MPU	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
Low level input voltage (1)	V <sub>IL1</sub>	Kxx, Pxx, MCU/MPU	0		0.2V <sub>DD</sub>	V	
High level input voltage (2) (Normal mode)	V <sub>IH2</sub>	OSC1, OSC3	1.6		V <sub>DD</sub>	V	7
High level input voltage (2) (Low power mode)	V <sub>IH2</sub>	OSC1	1.0		V <sub>DD</sub>	V	7
High level input voltage (2) (High speed mode)	V <sub>IH2</sub>	OSC1, OSC3	2.4		V <sub>DD</sub>	V	7
Low level input voltage (2) (Normal mode)	V <sub>IL2</sub>	OSC1, OSC3	0		0.6	V	7
Low level input voltage (2) (Low power mode)	V <sub>IL2</sub>	OSC1	0		0.3	V	7
Low level input voltage (2) (High speed mode)	V <sub>IL2</sub>	OSC1, OSC3	0		0.9	V	7
High level schmitt input voltage	V <sub>T+</sub>	RESET	0.5V <sub>DD</sub>		0.9V <sub>DD</sub>	V	
Low level schmitt input voltage	V <sub>T-</sub>	RESET	0.1V <sub>DD</sub>		0.5V <sub>DD</sub>	V	
High level output current	I <sub>OH</sub>	Pxx, Rxx, V <sub>OH</sub> = 0.9V <sub>DD</sub>			-0.5	mA	
Low level output current	I <sub>OL</sub>	Pxx, Rxx, V <sub>OL</sub> = 0.1V <sub>DD</sub>	0.5			mA	
Input leak current	I <sub>LI</sub>	Kxx, Pxx, RESET, MCU/MPU	-1		1	μA	
Output leak current	I <sub>LO</sub>	Pxx, Rxx	-1		1	μA	
Input pull-up resistance	R <sub>IN</sub>	Kxx, Pxx, RESET, MCU/MPU	100		500	kΩ	8
Input terminal capacitance	C <sub>IN</sub>	Kxx, Pxx, V <sub>IN</sub> = 0V, f = 1MHz, T <sub>a</sub> = 25°C			15	pF	
Segment/Common output current	I <sub>SEGH</sub>	SEGxx, COMxx, V <sub>SEGH</sub> = V <sub>C5</sub> -0.1V			-5	μA	
	I <sub>SEGL</sub>	SEGxx, COMxx, V <sub>SEGL</sub> = 0.1V	5			μA	

Note) 7 When external clock is selected by mask option.

8 When addition of pull-up resistor is selected by mask option.

# E0C88308

## ● SVD Circuit

(Unless otherwise specified: V<sub>DD</sub> = 1.8 to 5.5V, V<sub>SS</sub> = 0V, T<sub>a</sub> = 25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
SVD voltage	V <sub>SVD</sub>	Level 1 → Level 0		1.82		V	
		Level 2 → Level 1		2.00		V	
		Level 3 → Level 2		2.18		V	
		Level 4 → Level 3		2.36		V	
		Level 5 → Level 4	Typ×0.92	2.54	Typ×1.08	V	
		Level 6 → Level 5		2.72		V	
		Level 7 → Level 6		2.90		V	
		Level 8 → Level 7		3.08		V	
		Level 9 → Level 8		3.26		V	
		Level 10 → Level 9		3.45		V	
		Level 11 → Level 10	Typ×0.88	3.65	Typ×1.12	V	
		Level 12 → Level 11		3.85		V	
		Level 13 → Level 12		4.05		V	
		Level 14 → Level 13		4.25		V	
		Level 15 → Level 14		4.50		V	

## ● Analog Comparator

(Unless otherwise specified: V<sub>DD</sub> = 1.8 to 5.5V, V<sub>SS</sub> = 0V, T<sub>a</sub> = 25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Analog comparator operating voltage input range	V <sub>CMIP</sub>	Non-inverted input (CMPP)	0.7		V <sub>DD</sub> - 0.7	V	9
Analog comparator offset voltage	V <sub>CMIM</sub>	Inverted input (CMPM)	0.7		V <sub>DD</sub> - 0.7	V	9
Analog comparator stability time	V <sub>CMOF</sub>	V <sub>CMIP</sub> = 0.7V to V <sub>DD</sub> - 0.7V V <sub>CMIM</sub> = 0.7V to V <sub>DD</sub> - 0.7V			20	mV	9
Analog comparator stability time	t <sub>CMP1</sub>				1	mS	10
Analog comparator response time	t <sub>CMP2</sub>	V <sub>CMIP</sub> = 0.7V to V <sub>DD</sub> - 0.7V V <sub>CMIM</sub> = 0.7V to V <sub>DD</sub> - 0.7V V <sub>CMIP</sub> = V <sub>CMIM</sub> ± 0.025V			2	mS	9 11

Note) 9 When "without pull-up resistor" (comparator input terminal) is selected by mask option.

10 Stability time is the time from turning the circuit ON until the circuit is stabilized.

11 Response time is the time that the output result responds to the input signal.

## ● Current Consumption

(Unless otherwise specified: V<sub>DD</sub> = Within the operating voltage in each operating mode, V<sub>SS</sub> = 0V, T<sub>a</sub> = 25°C,

OSC1 = 32.768kHz crystal oscillation, C<sub>g</sub> = 25pF, OSC3 = External clock input, Non heavy load protection mode, C1-C9 = 0.1μF, No panel load)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Power current (Normal mode)	I <sub>DD1</sub>	In SLEEP status *1		0.3	1	μA	
	I <sub>DD2</sub>	In HALT status *2		2	5	μA	
	I <sub>DD3</sub>	CPU is in operating (32.768kHz) *3		14	18	μA	
	I <sub>DD4</sub>	CPU is in operating (1MHz) *4		0.45	0.60	mA	
	I <sub>HVL</sub>	In heavy load protection mode		25	50	μA	12
Power current (Low power mode)	I <sub>DD1</sub>	In SLEEP status *1		0.2	1	μA	
	I <sub>DD2</sub>	In HALT status *2		1	5	μA	
	I <sub>DD3</sub>	CPU is in operating (32.768kHz) *3		8	12	μA	
	I <sub>HVL</sub>	In heavy load protection mode		15	30	μA	12
Power current (High speed mode)	I <sub>DD1</sub>	In SLEEP status *1		1	3	μA	
	I <sub>DD2</sub>	In HALT status *2		5	10	μA	
	I <sub>DD3</sub>	CPU is in operating (32.768kHz) *3		24	30	μA	
	I <sub>DD4</sub>	CPU is in operating (1MHz) *4		0.70	1.00	mA	
	I <sub>HVL</sub>	In heavy load protection mode		35	70	μA	12
LCD drive circuit current	I <sub>LCDN</sub>			2.5	5	μA	
	I <sub>LCDH</sub>	In heavy load protection mode		15	30	μA	12
SVD circuit current	I <sub>SVDN</sub>	V <sub>DD</sub> = 3.0V		30	60	μA	13
	I <sub>SVDH</sub>	In heavy load protection mode		25	75	μA	12
Analog comparator circuit current	I <sub>CMP1</sub>	CMPXDT = "1"		40	100	μA	
	I <sub>CMP2</sub>	CMPXDT = "0"		4	10	μA	
OSC1 CR oscillation current	I <sub>CR1</sub>			20	50	μA	14

\*1 OSC1: Stop, OSC3: Stop, CPU, ROM, RAM: SLEEP status, Clock timer: Stop, Others: Stop status

\*2 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: HALT status, Clock timer: Operating, Others: Stop status

\*3 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: Operating in 32.768kHz, Clock timer: Operating, Others: Stop status

\*4 OSC1: Oscillating, OSC3: Oscillating, CPU, ROM, RAM: Operating in 1MHz, Clock timer: Operating, Others: Stop status

Note) 12 It is the value of current which flows in the heavy load protection circuit when in the heavy load protection mode (OSC3 ON or buzzer ON).

13 The value in x V can be found by the following expression:

I<sub>SVDN</sub> (V<sub>DD</sub> = x V) = (x × 20) - 30 (Typ. value), I<sub>SVDN</sub> (V<sub>DD</sub> = x V) = (x × 30) - 30 (Max. value)

14 When OSC1 CR oscillation circuit is selected by the mask option.

## ● LCD Driver

The Typ. values of the LCD drive voltage shown in the following table shift in difference of panel load (panel size, drive duty, display segment number). Therefore, these should be evaluated by connecting to the actual panel to be used. Moreover, if the display is uneven with a large panel load, connect a resistor (R1) between the Vss and Vc1 terminal. (It is necessary in 1/32 duty driving.)

(Unless otherwise specified: V<sub>DD</sub> = V<sub>C2</sub> (LCX = FH) +0.1 to 5.5V, V<sub>SS</sub> = 0V, Ta = 25°C, C1–C9 = 0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
LCD drive voltage	V <sub>C1</sub>	*1	0.18V <sub>C5</sub>		0.22V <sub>C5</sub>	V		
	V <sub>C2</sub>	*2	0.39V <sub>C5</sub>		0.43V <sub>C5</sub>	V		
	V <sub>C3</sub>	*3	0.59V <sub>C5</sub>		0.63V <sub>C5</sub>	V		
	V <sub>C4</sub>	*4		0.80V <sub>C5</sub>		0.84V <sub>C5</sub>	V	
	V <sub>C5</sub> TYPE A (4.5V)	*5	LCX = 0H		3.89		V	
			LCX = 1H		3.96		V	
			LCX = 2H		4.04		V	
			LCX = 3H		4.11		V	
			LCX = 4H		4.18		V	
			LCX = 5H		4.26		V	
			LCX = 6H		4.34		V	
			LCX = 7H	Typ×0.94	4.42	Typ×1.06	V	
			LCX = 8H		4.50		V	
			LCX = 9H		4.58		V	
			LCX = AH		4.66		V	
			LCX = BH		4.74		V	
			LCX = CH		4.82		V	
			LCX = DH		4.90		V	
			LCX = EH		4.99		V	
	LCX = FH		5.08		V			
	V <sub>C5</sub> TYPE B (5.5V)	*5	LCX = 0H		4.73		V	
			LCX = 1H		4.83		V	
			LCX = 2H		4.92		V	
			LCX = 3H		5.02		V	
			LCX = 4H		5.11		V	
			LCX = 5H		5.21		V	
			LCX = 6H		5.30		V	
			LCX = 7H	Typ×0.94	5.40	Typ×1.06	V	
			LCX = 8H		5.50		V	
			LCX = 9H		5.60		V	
LCX = AH				5.70		V		
LCX = BH				5.81		V		
LCX = CH				5.93		V		
LCX = DH				6.05		V		
LCX = EH				6.17		V		
LCX = FH		6.29		V				

\*1 Connects 1MΩ load resistor between V<sub>SS</sub> and V<sub>C1</sub>.

\*2 Connects 1MΩ load resistor between V<sub>SS</sub> and V<sub>C2</sub>.


\*3 Connects 1MΩ load resistor between V<sub>SS</sub> and V<sub>C3</sub>.

\*4 Connects 1MΩ load resistor between V<sub>SS</sub> and V<sub>C4</sub>.


\*5 Connects 1MΩ load resistor between V<sub>SS</sub> and V<sub>C5</sub>.

# E0C88308

## ■ BASIC EXTERNAL CONNECTION DIAGRAM



## ■ PACKAGE DIMENSIONS





**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

---

**SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION**

**IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe & U.S.A.)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5812 FAX : 042-587-5564

**ED International Marketing Department II (Asia)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5814 FAX : 042-587-5110

