

8-bit Single Chip Microcomputer



- Original Architecture Core CPU
- Large Capacity ROM (60K bytes)
- Low Current Consumption
- Wide-range Operating Voltage (1.8V to 5.5V)
- High Speed Operation in Low Voltage (0.48μsec/3.0V)

■ DESCRIPTION

The E0C88862 is a CMOS 8-bit microcomputer composed of a CMOS 8-bit core CPU, ROM, RAM, I/O, serial interface, dot-matrix LCD driver, timer and event counter. The E0C88862 is fully operable over a wide range of voltages, and can perform high speed operations even at low voltage and low current consumption, it is suitable for portable systems that need to be driven with a battery.


■ FEATURES

- CMOS LSI 8-bit parallel processing
- Twin clock OSC1 : 32.768kHz (Typ.)
OSC3 : 8.2MHz (Max.)
- Instruction execution time 0.244μsec (Min.)
- Multiplication and division instructions included
- ROM capacity 60K-byte
- RAM capacity 1.5K-byte (RAM)
2,736 (Display RAM)
- I/O port Input only : 9 bits (EVIN is available by software)
Output only : 4 bits (BZ, \bar{BZ} , TOUT and \bar{TOUT} are available by software)
Bidirectional I/O : 8 bits (\overline{SRDY} , \overline{SCLK} , SIN and SOUT are available by software)
- Serial interface 1 channel (Clock synchronous or Asynchronous can be selected by software)
- Power supply circuit to drive liquid crystals .. Built-in (booster type, 5 potentials/4 potentials)
- LCD driver Dot-matrix type (5×8 or 5×5)
51 segments \times 32 commons
57 segments \times 16 commons
57 segments \times 8 commons
- Timer 8-bit programmable timer/event counter : 2 channels
(16-bit 1 channel timer is available)
Clock timer (8 bits) : 1 channel
Stopwatch timer (8 bits) : 1 channel
- Sound generator Envelope function, equipped with volume control
- Watchdog timer Built-in
- Supply voltage detection (SVD) circuit 16 levels can be detected
- Interrupt External : Input interrupt 2 systems (3 types)
Internal : Timer interrupt 3 systems (9 types)
: Serial I/F interrupt 1 system (3 types)


E0C88862

- Supply voltage Normal mode : 2.4V to 5.5V (Max. 4.2MHz)
Low power mode : 1.8V to 3.5V (Max. 80kHz)
High speed mode : 3.5V to 5.5V (Max. 8.2MHz)
- Current consumption SLEEP mode 0.3µA (Normal mode)
HALT mode 1.5µA (32.768kHz/Normal mode)
RUN mode 9µA (32.768kHz/Normal mode)
1.1mA (4MHz/Normal mode)
- Package QFP8-128pin (plastic), QFP15-128pin (plastic)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION



Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name	Pin No.	Pin name
1	N.C.	33	N.C.	65	N.C.	97	N.C.
2	N.C.	34	COM15	66	Vosc	98	N.C.
3	N.C.	35	COM14	67	Vd1	99	N.C.
4	SEG28	36	COM13	68	Vdd	100	N.C.
5	SEG29	37	COM12	69	Vss	101	SEG0
6	SEG30	38	COM11	70	OSC1	102	SEG1
7	SEG31	39	COM10	71	OSC2	103	SEG2
8	SEG32	40	COM9	72	TEST	104	SEG3
9	SEG33	41	COM8	73	RESET	105	SEG4
10	SEG34	42	COM7	74	K10/EVIN	106	SEG5
11	SEG35	43	COM6	75	K07	107	SEG6
12	SEG36	44	COM5	76	K06	108	SEG7
13	SEG37	45	COM4	77	K05	109	SEG8
14	SEG38	46	COM3	78	K04	110	SEG9
15	SEG39	47	COM2	79	K03	111	SEG10
16	SEG40	48	COM1	80	K02	112	SEG11
17	COM31/SEG51	49	COM0	81	K01	113	SEG12
18	COM30/SEG52	50	CG	82	K00	114	SEG13
19	COM29/SEG53	51	CF	83	P17	115	SEG14
20	COM28/SEG54	52	CE	84	P16	116	SEG15
21	COM27/SEG55	53	CD	85	P15	117	SEG16
22	COM26/SEG56	54	CC	86	P14	118	SEG17
23	COM25/SEG57	55	CB	87	P13/SRDY	119	SEG18
24	COM24/SEG58	56	CA	88	P12/SCLK	120	SEG19
25	COM23/SEG59	57	Vc5	89	P11/SOUT	121	SEG20
26	COM22/SEG60	58	Vc4	90	P10/SIN	122	SEG21
27	COM21/SEG61	59	Vc3	91	R26/TOUT	123	SEG22
28	COM20/SEG62	60	Vc2	92	R27/TOUT	124	SEG23
29	COM19/SEG63	61	Vc1	93	R50/BZ	125	SEG24
30	COM18/SEG64	62	OSC3	94	R51/BZ	126	SEG25
31	COM17/SEG65	63	OSC4	95	N.C.	127	SEG26
32	COM16/SEG66	64	N.C.	96	N.C.	128	SEG27

N.C.: No Connection

E0C88862

■ PIN DESCRIPTION

Pin name	Pin No.	In/Out	Function
V _{DD}	68	—	Power supply (+) terminal
V _{SS}	69	—	Power supply (GND) terminal
V _{D1}	67	—	Regulated voltage for internal circuit
V _{osc}	66	—	Regulated voltage for OSC1 oscillation circuit
V _{C1} –V _{C5}	61–57	O	LCD drive voltage output terminals
CA–CG	56–50	—	Booster capacitor connection terminals for LCD
OSC1	70	I	OSC1 oscillation input terminal (select crystal oscillation/CR oscillation/external clock input with mask option)
OSC2	71	O	OSC1 oscillation output terminal
OSC3	62	I	OSC3 oscillation input terminal (select crystal/ceramic/CR oscillation/external clock input with mask option)
OSC4	63	O	OSC3 oscillation output terminal
K00–K07	82–75	I	Input terminals (K00–K07)
K10/EVIN	74	I	Input terminal (K10) or event counter external clock input terminal (EVIN)
R26/TOUT	91	O	Output terminal (R26) or programmable timer underflow signal inverted output terminal (TOUT) (selectable by mask option)
R27/TOUT	92	O	Output terminal (R27) or programmable timer underflow signal output terminal (TOUT)
R50/BZ	93	O	Output terminal (R50) or buzzer output terminal (BZ)
R51/BZ	94	O	Output terminal (R51) or buzzer inverted output terminal (BZ) (selectable by mask option)
P10/SIN	90	I/O	I/O terminal (P10) or serial I/F data input terminal (SIN)
P11/SOUT	89	I/O	I/O terminal (P11) or serial I/F data output terminal (SOUT)
P12/SCLK	88	I/O	I/O terminal (P12) or serial I/F clock I/O terminal (SCLK)
P13/SDRDY	87	I/O	I/O terminal (P13) or serial I/F ready signal output terminal (SRDY)
P14–P17	86–83	I/O	I/O terminals (P14–P17)
COM0–COM15	49–34	O	LCD common output terminals
COM16–COM31 /SEG66–SEG51	32–17	O	LCD common output terminals (when 1/32 duty is selected) or LCD segment output terminal (when 1/16 or 1/8 duty is selected)
SEG0–SEG40	101–128, 4–16	O	LCD segment output terminals
RESET	73	I	Initial reset input terminal
TEST *1	72	I	Test input terminal

*1 TEST is the terminal used for shipping inspection of the IC. For normal operation be sure it is connected to V_{DD}.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

Rating	Symbol	Condition	Value	Unit	Note
Power voltage	V _{DD}		-0.3 ~ +7.0	V	
Liquid crystal power voltage	V _{C5}		-0.3 ~ +7.0	V	
Input voltage	V _I		-0.3 ~ V _{DD} + 0.3	V	
Output voltage	V _O		-0.3 ~ V _{DD} + 0.3	V	1
High level output current	I _{OH}	1 terminal Total of all terminals	-5 -20	mA	
Low level output current	I _{OL}	1 terminal Total of all terminals	5 20	mA	
Permitted loss	P _D		200	mW	2
Operating temperature	T _{OPR}		-40 ~ +85	°C	
Storage temperature	T _{STG}		-65 ~ +150	°C	
Soldering temperature / time	T _{SOL}		260°C, 10sec (lead section)	—	

Note) 1 Case that to Nch open drain output by the mask option is included.

2 In case of plastic package.

● Recommended Operating Conditions

(Vss=0V, Ta=-40 to 85°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit	Note
Operating power voltage (Normal mode)	VDD		2.4		5.5	V	
Operating power voltage (Low power mode)	VDD		1.8		3.5	V	
Operating power voltage (High speed mode)	VDD		3.5		5.5	V	
Operating frequency (Normal mode)	fosc1	VDD = 2.4 to 5.5V	30.000	32.768	80.000	kHz	1
	fosc3		0.03		4.2	MHz	1
Operating frequency (Low power mode)	fosc1	VDD = 1.8 to 3.5V	30.000	32.768	80.000	kHz	1
Operating frequency (High speed mode)	fosc1	VDD = 3.5 to 5.5V	30.000	32.768	80.000	kHz	1
	fosc3		0.03		8.2	MHz	1
Liquid crystal power voltage	Vc5	Vc5 ≥ Vc4 ≥ Vc3 ≥ Vc2 ≥ Vc1 ≥ Vss			6.0	V	2
Capacitor between Vd1 and Vss	C1			0.1		μF	
Capacitor between Vc1 and Vss	C2			0.1		μF	3
Capacitor between Vc2 and Vss	C3			0.1		μF	3
Capacitor between Vc3 and Vss	C4			0.1		μF	3, 4
Capacitor between Vc4 and Vss	C5			0.1		μF	3
Capacitor between Vc5 and Vss	C6			0.1		μF	3
Capacitor between CA and CB	C7			0.1		μF	3
Capacitor between CA and CC	C8			0.1		μF	3
Capacitor between CD and CE	C9			0.1		μF	3, 4
Capacitor between CF and CG	C10			0.1		μF	3

- Note) 1 When an external clock is input from the OSC1 terminal by the mask option, leave the OSC2 terminal open, and when an external clock is input from the OSC3 terminal, leave the OSC4 terminal open.
 2 When external power supply is selected by the mask option.
 3 When LCD drive power is not used, the capacitor is not necessary. In this case, leave the Vc1 to Vc5 and CA to CG terminals open.
 4 When a 1/4-bias LCD drive power supply is used, the capacitors C4 and C9 are not necessary.

● DC Characteristics

(Unless otherwise specified: VDD=1.8 to 5.5V, Vss=0V, Ta=-40 to 85°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
High level input voltage (1)	VIH1	Kxx, Pxx	0.8VDD		VDD	V	
Low level input voltage (1)	VIL1	Kxx, Pxx	0		0.2VDD	V	
High level input voltage (2) (Normal mode)	VIH2	OSC1	1.6		VDD	V	1
High level input voltage (2) (Low power mode)	VIH2	OSC1	1.0		VDD	V	1
High level input voltage (2) (High speed mode)	VIH2	OSC1	2.4		VDD	V	1
Low level input voltage (2) (Normal mode)	VIL2	OSC1	0		0.6	V	1
Low level input voltage (2) (Low power mode)	VIL2	OSC1	0		0.3	V	1
Low level input voltage (2) (High speed mode)	VIL2	OSC1	0		0.9	V	1
High level schmitt input voltage	VT+	RESET	0.5VDD		0.9VDD	V	
Low level schmitt input voltage	VT-	RESET	0.1VDD		0.5VDD	V	
High level output current	IOH	Pxx, Rxx, VOH = 0.9VDD			-0.5	mA	
Low level output current	IOL	Pxx, Rxx, VOL = 0.1VDD	0.5			mA	
Input leak current	ILI	Kxx, Pxx, RESET	-1		1	μA	
Output leak current	ILO	Pxx, Rxx	-1		1	μA	
Input pull-up resistance	RIN	Kxx, Pxx, RESET	100	300	500	kΩ	2
Input terminal capacitance	CIN	Kxx, Pxx, VIN = 0V, f = 1MHz, Ta = 25°C		7	15	pF	
Segment/Common output current	ISEGH	SEGxx, COMxx, VSEGH = Vc5-0.1V			-5	μA	
	ISEGGL	SEGxx, COMxx, VSEGGL = 0.1V	5			μA	

- Note) 1 When external clock is selected by mask option.
 2 When pull-up resistor is added by mask option.

E0C88862

● SVD Circuit

(Unless otherwise specified: VDD=1.8~5.5V, Vss=0V, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
SVD voltage	VsVD	Level 1 → Level 0		1.82		V	1
		Level 2 → Level 1		2.00		V	1
		Level 3 → Level 2		2.18		V	1
		Level 4 → Level 3		2.36		V	2
		Level 5 → Level 4	Typx0.92	2.54	Typx1.08	V	2
		Level 6 → Level 5		2.72		V	2
		Level 7 → Level 6		2.90		V	3
		Level 8 → Level 7		3.08		V	3
		Level 9 → Level 8		3.26		V	3
		Level 10 → Level 9		3.45		V	4
		Level 11 → Level 10		3.65		V	4
		Level 12 → Level 11	Typx0.88	3.85	Typx1.12	V	4
		Level 13 → Level 12		4.05		V	4
		Level 14 → Level 13		4.25		V	4
		Level 15 → Level 14		4.50		V	4

VsVD (Level 0) < VsVD (Level 1) < VsVD (Level 2) < VsVD (Level 3) < VsVD (Level 4) < VsVD (Level 5) < VsVD (Level 6) < VsVD (Level 7)
 < VsVD (Level 8) < VsVD (Level 9) < VsVD (Level 10) < VsVD (Level 11) < VsVD (Level 12) < VsVD (Level 13) < VsVD (Level 14) < VsVD (Level 15)

Note) 1 Low power operating mode only

2 Low power operating mode or Normal operating mode only

3 Normal operating mode only

4 Normal operating mode or High speed operating mode only

● Current Consumption

(Unless otherwise specified: VDD=Within the operating voltage in each operating mode, Vss=0V, Ta=25°C, OSC1=32.768kHz crystal oscillation, Cg=25pF, OSC3=Crystal/ceramic oscillation, Non heavy load protection mode, C1 to C10=0.1μF, No panel load)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Power current (Normal mode)	IDD1	In SLEEP status	*1	0.3	1	μA	
	IDD2	In HALT status	*2	1.5	4	μA	
	IDD3	CPU is in operating (32.768kHz)	*3	9	15	μA	
	IDD4	CPU is in operating (4MHz)	*4	1.1	1.5	mA	
Power current (Low power mode)	IDD1	In SLEEP status	*1	0.2	1	μA	
	IDD2	In HALT status	*2	1	3	μA	
	IDD3	CPU is in operating (32.768kHz)	*3	5	8	μA	
Power current (High speed mode)	IDD1	In SLEEP status	*1	1	3	μA	
	IDD2	In HALT status	*2	2	6	μA	
	IDD3	CPU is in operating (32.768kHz)	*3	13	22	μA	
	IDD4	CPU is in operating (8MHz)	*5	3.7	4.9	mA	
LCD drive circuit current	ILCDN			2.5	5	μA	1
	ILCDH	In heavy load protection mode		23	30	μA	2
SVD circuit current	ISVDN	VDD = 3.0V		30	60	μA	3
OSC1 CR oscillation current	ICR1	RCR1 = 800kΩ		3	20	μA	4

*1 OSC1: Stop, OSC3: Stop, CPU, ROM, RAM: SLEEP status, Clock timer: Stop, Others: Stop status

*2 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: HALT status, Clock timer: Operating, Others: Stop status

*3 OSC1: Oscillating, OSC3: Stop, CPU, ROM, RAM: Operating in 32.768 kHz, Clock timer: Operating, Others: Stop status

*4 OSC1: Oscillating, OSC3: Oscillating, CPU, ROM, RAM: Operating in 4 MHz, Clock timer: Operating, Others: Stop status

*5 OSC1: Oscillating, OSC3: Oscillating, CPU, ROM, RAM: Operating in 8 MHz, Clock timer: Operating, Others: Stop status

Note) 1 The LCD drive circuit current varies according to the display patterns.

2 It is the value of current which flows in the heavy load protection circuit when in the heavy load protection mode (OSC3 ON or buzzer ON).

3 The value in x V can be found by the following expression: $ISVDN (VDD = x \text{ V}) = (x \times 20) - 30$ (Typ. value), $ISVDN (VDD = x \text{ V}) = (x \times 30) - 30$ (Max. value)

4 When OSC1 CR oscillation circuit is selected by the mask option.

● LCD Driver

The Typ. values of the LCD drive voltage shown in the following table shift in difference of panel load (panel size, drive duty, display segment number). Therefore, these should be evaluated by connecting to the actual panel to be used.

TYPE A

(Unless otherwise specified: $V_{DD}=V_{C2}$ ($LCX=FH$)+0.1 to 5.5V, $V_{SS}=0V$, $T_a=25^{\circ}C$, C_1 to $C_{10}=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
LCD drive voltage	V_{C2}	When 1MΩ load resistor is connected between V_{SS} and V_{C2} (no panel load)		0.412 V_{C5}		V	
	V_{C5} TYPE A	When 1MΩ load resistor is connected between V_{SS} and V_{C5} (no panel load)	LCX = 0H LCX = 1H LCX = 2H LCX = 3H LCX = 4H LCX = 5H LCX = 6H LCX = 7H LCX = 8H LCX = 9H LCX = AH LCX = BH LCX = CH LCX = DH LCX = EH LCX = FH	3.61 3.76 3.88 4.00 4.12 4.27 Typ×0.94 4.39 4.51 4.63 4.75 	Typ×1.06	V V V V V V V V V V V V V V V V	1

Note) 1 Fixing the LCD contrast is not recommended. A contrast adjustment function should be included in the software.

TYPE B

(Unless otherwise specified: $V_{DD}=V_{C2}$ ($LCX=FH$)+0.1 to 5.5V, $V_{SS}=0V$, $T_a=25^{\circ}C$, C_1 to $C_{10}=0.1\mu F$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
LCD drive voltage	V_{C2}	When 1MΩ load resistor is connected between V_{SS} and V_{C2} (no panel load)		0.412 V_{C5}		V	
	V_{C5} TYPE B	When 1MΩ load resistor is connected between V_{SS} and V_{C5} (no panel load)	LCX = 0H LCX = 1H LCX = 2H LCX = 3H LCX = 4H LCX = 5H LCX = 6H LCX = 7H LCX = 8H LCX = 9H LCX = AH LCX = BH LCX = CH LCX = DH LCX = EH LCX = FH	4.20 4.34 4.49 4.63 4.78 4.92 Typ×0.94 5.07 5.21 5.36 5.50 	Typ×1.06	V V V V V V V V V V V V V V V V	1

Note) 1 Fixing the LCD contrast is not recommended. A contrast adjustment function should be included in the software.

E0C88862

TYPE C

(Unless otherwise specified: VDD=Vc2 (LCX=FH)+0.1 to 5.5V, Vss=0V, Ta=25°C, C1 to C3/C5 to C8/C10=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
LCD drive voltage	Vc2	When 1MΩ load resistor is connected between Vss and Vc2 (no panel load)	0.505Vc5			V	
	VC5 TYPE C	When 1MΩ load resistor is connected between Vss and Vc5 (no panel load)	LCX = 0H	3.43		V	1
			LCX = 1H	3.54		V	
			LCX = 2H	3.66		V	
			LCX = 3H	3.78		V	
			LCX = 4H	3.90		V	
			LCX = 5H	4.02		V	
			LCX = 6H	4.14	Typ×1.06	V	
			LCX = 7H	4.26		V	
			LCX = 8H	4.38		V	
			LCX = 9H	4.49		V	
			LCX = AH	4.61		V	
			LCX = BH	4.73		V	
			LCX = CH	4.85		V	
			LCX = DH	4.97		V	
			LCX = EH	5.09		V	
			LCX = FH	5.21		V	

Note) 1 Fixing the LCD contrast is not recommended. A contrast adjustment function should be included in the software.

TYPE D


(Unless otherwise specified: VDD=1.8 to 5.5V, Vss=0V, Ta=25°C, C1 to C3/C5 to C8/C10=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
LCD drive voltage	Vc1	When 1MΩ load resistor is connected between Vss and Vc1 (no panel load)	0.260Vc5			V	
	VC5 TYPE D	When 1MΩ load resistor is connected between Vss and Vc5 (no panel load)	LCX = 0H	3.80		V	1
			LCX = 1H	3.88		V	
			LCX = 2H	3.96		V	
			LCX = 3H	4.03		V	
			LCX = 4H	4.15		V	
			LCX = 5H	4.22		V	
			LCX = 6H	4.30	Typ×1.06	V	
			LCX = 7H	4.38		V	
			LCX = 8H	4.45		V	
			LCX = 9H	4.53		V	
			LCX = AH	4.65		V	
			LCX = BH	4.72		V	
			LCX = CH	4.80		V	
			LCX = DH	4.88		V	
			LCX = EH	4.95		V	
			LCX = FH	5.07		V	

Note) 1 Fixing the LCD contrast is not recommended. A contrast adjustment function should be included in the software.

■ BASIC EXTERNAL CONNECTION DIAGRAM

- When piezoelectric buzzer is driven with single terminal and LCD panel is driven with 1/5 bias power supply



Recommended values for external parts

Symbol	Name	Recommended value
X'tal1	Crystal oscillator	32.768 kHz, Cl (Max.)=35 kΩ
CG1	Trimmer capacitor	5–25 pF
RCR1	Resistor for CR oscillation	800 kΩ
X'tal2	Crystal oscillator	4.9152 MHz
Ceramic	Ceramic oscillator	4 MHz
Rf	Feedback resistor	1 MΩ
CG2	Gate capacitor	15 pF (Crystal oscillation) 30 pF (Ceramic oscillation)
CD2	Drain capacitor	15 pF (Crystal oscillation) 30 pF (Ceramic oscillation)

Symbol	Name	Recommended value
RCR3	Resistor for CR oscillation	20 kΩ
C1	Capacitor between Vss and VD1	0.1 μF
C2	Capacitor between Vss and VC1	0.1 μF
C3	Capacitor between Vss and VC2	0.1 μF
C4	Capacitor between Vss and VC3	0.1 μF
C5	Capacitor between Vss and VC4	0.1 μF
C6	Capacitor between Vss and VC5	0.1 μF
C7–C10	Booster/reducer capacitors	0.1 μF
CP	Capacitor for power supply	3.3 μF
CRES	Capacitor for RESET terminal	0.47 μF


* The connection diagram shown above is an example of when mask option settings are as follows:
LCD power source: Internal power supply (1/5 bias), RESET terminal: With pull-up resistor,
R51 specification: General-purpose output port

*1 OSC1 = Crystal oscillation, *2 OSC1 = CR oscillation, *3 OSC3 = Crystal/Ceramic oscillation, *4 OSC3 = CR oscillation

Note: The above table is simply an example, and is not guaranteed to work.

E0C88862

■ DIAGRAM OF PAD LAYOUT




■ PAD COORDINATES


No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
1	COM15	2238	2458	31	VOSC	-2809	2364	60	SEG0	-1199	-2458	88	SEG28	2809	-1716
2	COM14	2107	2458	32	Vd1	-2809	2232	61	SEG1	-1068	-2458	89	SEG29	2809	-1584
3	COM13	1976	2458	33	Vdd	-2809	2101	62	SEG2	-936	-2458	90	SEG30	2809	-1453
4	COM12	1845	2458	34	Vss	-2809	1970	63	SEG3	-805	-2458	91	SEG31	2809	-1322
5	COM11	1713	2458	35	OSC1	-2809	1139	64	SEG4	-674	-2458	92	SEG32	2809	-1191
6	COM10	1582	2458	36	OSC2	-2809	1008	65	SEG5	-543	-2458	93	SEG33	2809	-1059
7	COM9	1451	2458	37	TEST	-2809	860	66	SEG6	-411	-2458	94	SEG34	2809	-928
8	COM8	1320	2458	38	RESET	-2809	729	67	SEG7	-280	-2458	95	SEG35	2809	-797
9	COM7	1188	2458	39	K10/EVIN	-2809	586	68	SEG8	-149	-2458	96	SEG36	2809	-666
10	COM6	1057	2458	40	K07	-2809	455	69	SEG9	-18	-2458	97	SEG37	2809	-534
11	COM5	923	2458	41	K06	-2809	324	70	SEG10	114	-2458	98	SEG38	2809	-403
12	COM4	792	2458	42	K05	-2809	192	71	SEG11	245	-2458	99	SEG39	2809	-272
13	COM3	660	2458	43	K04	-2809	61	72	SEG12	376	-2458	100	SEG40	2809	-141
14	COM2	529	2458	44	K03	-2809	-70	73	SEG13	507	-2458	101	COM31/SEG51	2809	85
15	COM1	398	2458	45	K02	-2809	-201	74	SEG14	639	-2458	102	COM30/SEG52	2809	216
16	COM0	267	2458	46	K01	-2809	-333	75	SEG15	770	-2458	103	COM29/SEG53	2809	348
17	CG	-457	2458	47	K00	-2809	-464	76	SEG16	901	-2458	104	COM28/SEG54	2809	479
18	CF	-588	2458	48	P17	-2809	-613	77	SEG17	1032	-2458	105	COM27/SEG55	2809	610
19	CE	-720	2458	49	P16	-2809	-744	78	SEG18	1164	-2458	106	COM26/SEG56	2809	741
20	CD	-851	2458	50	P15	-2809	-876	79	SEG19	1295	-2458	107	COM25/SEG57	2809	873
21	CC	-982	2458	51	P14	-2809	-1007	80	SEG20	1426	-2458	108	COM24/SEG58	2809	1004
22	CB	-1113	2458	52	P13/SRDY	-2809	-1138	81	SEG21	1557	-2458	109	COM23/SEG59	2809	1135
23	CA	-1245	2458	53	P12/SCLK	-2809	-1269	82	SEG22	1689	-2458	110	COM22/SEG60	2809	1266
24	Vc5	-1376	2458	54	P11/SOUT	-2809	-1401	83	SEG23	1820	-2458	111	COM21/SEG61	2809	1398
25	Vc4	-1507	2458	55	P10/SIN	-2809	-1532	84	SEG24	1951	-2458	112	COM20/SEG62	2809	1529
26	Vc3	-1638	2458	56	R26/TOUT	-2809	-1684	85	SEG25	2082	-2458	113	COM19/SEG63	2809	1660
27	Vc2	-1770	2458	57	R27/TOUT	-2809	-1815	86	SEG26	2214	-2458	114	COM18/SEG64	2809	1791
28	Vc1	-1901	2458	58	R50/BZ	-2809	-1947	87	SEG27	2345	-2458	115	COM17/SEG65	2809	1923
29	OSC3	-2050	2458	59	R51/BZ	-2809	-2078	-				116	COM16/SEG66	2809	2054
30	OSC4	-2181	2458	-				-				-			

■ PACKAGE DIMENSIONS

Plastic QFP8-128pin




Plastic QFP15-128pin



Unit: mm

E0C88862

Ceramic QFP8-128pin



Unit: mm

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

SEIKO EPSON CORPORATION

[ELECTRONIC DEVICES MARKETING DIVISION]

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

ED International Marketing Department II (Asia)

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

■ EPSON Electronic Devices Website

<http://www.epson.co.jp/device/>

