


**SED1751**



## Contents

OVERVIEW .....	5-1
TERMINAL FUNCTIONS .....	5-3
ABSOLUTE MAXIMUM RATINGS .....	5-9

## OVERVIEW

### Description

The SED1751 is an 120 output, 3-level low-resistance common (row) driver suitable for high-quality, high-response-speed MLS (Multi Line Selection) driving.

The SED1751 receives signals from LCD controllers such as the SED1335, and when used in conjunction with the SED1580, can be used to structure a 4-line MLS drive.


The SED1751 uses a slim-chip form that is useful for making LCD panels thinner. It also supports reduced logic system voltage operation, making it suitable for a broad range of applications.

The SED1751 has a pad layout supporting easy mounting, and supports bi-directional selection of driver output order, and has the highest use efficiency for 1/240 and 1/480 duty panels.

### Features

- LCD driver outputs ..... 120
- Low output ON resistance
- High duty drive supported ..... 1/480 (Reference value)
- Broad range of LC drive voltages ..... + 14 to + 42 V (VCC = 2.7 to 5.5 V)
- Output shift direction pin select is possible
- Can be switched between 100 and 120 outputs
- Non-biased display OFF function
- Logic system power source ..... 2.7 V to 5.5 V
- LC power source offset bias can be adjusted relative to the VDDH and GND levels
- Slim chip shape
- D0B ..... Au Bump die
- T0A ..... TCP

### Pad Layout



Chip size	12.19 mm × 2.38 mm
Pad pitch	80 μm (Min.)
Chip thickness	525 μm ± 25 μm

#### 1) Au Bump Specifications (SED1751DOB) Reference Values Only

Au vertical bump

Parallel to Scribe × Perpendicular to Scribe ± Tolerance

Bump Size A	60 μm × 75 μm ± 4 μm (Pad No. 1 to 35, 60 to 131)
Bump Size B	80 μm × 50 μm ± 4 μm (Pad No. 36 to 59, 132 to 155)
Bump height	17 to 28 μm (The details specified in the acceptance specifications.)

Pad Coordinates

Units:  $\mu\text{m}$

Pin	Name	X	Y
1	VDDHL	-5812	-1012
2	+V1L	-5717	
3	VCL	-5622	
4	-V1L	-5527	
5	GNDL	-5432	
6	SHL	-5094	
7	SEL	-4869	
8	VCC	-4531	
9	LSEL	-4192	
10	$\overline{\text{DOFF}}$	-3828	
11	FR	-3081	
12	CSEL	-2336	
13	LP	-1998	
14	DM	-1162	
15	CIO2	-755	
16	DM	-347	
17	DM	0	
18	DM	347	
19	CIO1	755	
20	DM	1162	
21	YD	1998	
22	DM	2336	
23	DM	2674	
24	DM	3081	
25	DM	3489	
26	DM	3828	
27	F1	4192	
28	DM	4531	
29	F2	4869	
30	TEST1	5094	
31	GNDR	5432	
32	-V1R	5527	
33	VCR	5622	
34	+V1R	5717	
35	VDDHR	5812	▼

Pin	Name	X	Y
36	COM1	5945	-902
37	COM2		-822
38	COM3		-742
39	COM4	▼	-662
↓	↓	↓	↓
57	COM22	5945	778
58	COM23	5945	858
59	COM24	5945	938
60	COM25	5709	1034
61	COM26	5549	1034
62	COM27	5389	1034
↓	↓	↓	↓
93	COM58	429	1034
94	COM59	269	
95	COM60	109	
96	COM61	-109	
97	COM62	-269	
98	COM63	-429	▼
↓	↓	↓	↓
129	COM94	-5389	1034
130	COM95	-5549	1034
131	COM96	-5709	1034
132	COM97	-5945	938
133	COM98	-5945	858
134	COM99	-5945	778
↓	↓	↓	↓
152	COM117	-5945	-662
153	COM118		-742
154	COM119		-822
155	COM120	▼	-902

COMn XY coordinates:


- COM1 to COM24:  $(5945, -902 + [80 \times (n-1)])$
- COM25 to COM60:  $(5709 - [160 \times (n-25)], 1034)$
- COM61 to COM96:  $(-109 - [160 \times (n-61)], 1034)$
- COM97 to COM120:  $(-5945, 938 - [80 \times (n-97)])$

**TERMINAL FUNCTIONS**


Terminal Name	I/O	Function	Number of Terminals																			
COM1 to COM120	O	Common (row) output to drive LC. Output transition occurs on falling edge of LP.	120																			
CIO1 CIO2	I/O	Carry signal I/O. This is set to input or output depending on the level of the SHL input. Output transition occurs on falling edge of LP.	2																			
YD	I	Frame start/pulse input, with terminator. (*1)	1																			
F1, F2	I	Drive pattern select signal input, with terminator. (*1)	2																			
LP	I	Shift clock input for display data. (Triggers on falling edge.) With terminator. (*1)	1																			
SHL	I	Shift direction select and CIO terminal I/O control input.	1																			
		<table border="1"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="2">Output Shift Direction</th> <th colspan="2">CIO</th> </tr> <tr> <th>CIO1</th> <th>CIO2</th> <th>CIO1</th> <th>CIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>1(9)</td> <td>→ 120(108)</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>120(108)</td> <td>→ 1(9)</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>		SHL	Output Shift Direction		CIO		CIO1	CIO2	CIO1	CIO2	L	1(9)	→ 120(108)	Input	Output	H	120(108)	→ 1(9)	Output	Input
		SHL			Output Shift Direction		CIO															
				CIO1	CIO2	CIO1	CIO2															
L	1(9)	→ 120(108)	Input	Output																		
H	120(108)	→ 1(9)	Output	Input																		
The numbers in parentheses are for 100 output mode.																						
SEL	I	Select input for the number of COM output terminals: 120 outputs ↔ 100 outputs L: COM1 to COM120 H: COM9 to COM108	1																			
LSEL	I	1/2 H operation select signal input. L: Normal operation. H: 1/2 operation.	1																			
CSEL	I	Chip select signal input for when a cascade connection is used. L: Leading chip H: Other chips	1																			
FR	I	LC drive output AC signal input. With terminator (*1)	1																			
$\overline{\text{DOFF}}$	I	LC display blanking control input. With a low level input, all common outputs are temporarily set to the Vc level. The contents of the latches are maintained. With terminator (*1)	1																			
TEST1	I	Test1 signal input. Normally tied at L.	1																			
VCC, GNDL, GNDR	Power	Power source for logic: GND: 0 V, Vcc: +2.7 to 5.5 V	3																			
VCL, VCR, +V1L, +V1R, -V1L, -V1R, VDDHL, VDDHR	Power	LC Drive Power: GND: 0 V, VDDH: + 14.0 to 42.0 V, VDDH ≥ +V1 ≥ Vc ≥ -V1 ≥ GND	8																			
DM		Dummy pad	11																			

Total 155

Note: \*1



Block Diagram



## Explanation of Each Block

### Shift Register

This is a bi-directional shift register used for transmitting common data. The display data shifts on the falling edge of LP.

### Level Shifter

The level shifter is a voltage level converter circuit which converts the signal voltage level from a logic system level to the LC driver system voltage level.

### LCD Driver

The LCD driver outputs the LC drive voltage.

The relationship between the display blanking signal  $\overline{\text{DOFF}}$ , the field recognition signals F1 & F2, the AC signal FR, and the common output voltage is as follows:



$\overline{\text{DOFF}}$	H								L
FR	L				H				—
F1,F2	1,1	0,1	1,0	0,0	1,1	0,1	1,0	0,0	—
Line 1	+V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	V <sub>C</sub>
Line 2	-V <sub>1</sub>	+V <sub>1</sub>	+V <sub>1</sub>	+V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	V <sub>C</sub>
Line 3	+V <sub>1</sub>	-V <sub>1</sub>	+V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	V <sub>C</sub>
Line 4	+V <sub>1</sub>	+V <sub>1</sub>	+V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	-V <sub>1</sub>	+V <sub>1</sub>	V <sub>C</sub>

Voltage level relationships: + V<sub>1</sub> > V<sub>C</sub> > -V<sub>1</sub> (V<sub>C</sub> is the center voltage level)

**Timing Diagram (1)**

1/240 duty, normal operation.

SHL = L, SEL = L, LSEL = L, CSEL = L (This diagram provided only as a reference.)







**Timing Diagram (2)**

1/240 duty, 1/2 H operation.

SHL = L, SEL = L, LSEL = H, CSEL = L (This diagram provided only as a reference.)




**ABSOLUTE MAXIMUM RATINGS**

Item	Signal	Rated Value	Units
Power voltage (1)	VCC	-0.3 to +7.0	V
Power voltage (2)	VDDH	-0.3 to + 45.0	V
Power voltage (3)	$\pm V1, Vc$	GND - 0.3 to VDDH + 0.3	V
Input voltage	VI	GND - 0.3 to VCC + 0.3	V
Output voltage	VO	GND - 0.3 to VCC + 0.3	V
CIO output current	IO1	20	mA
Operating temperature	Topr	-30 to +85	°C
Storage temperature 1	Tstg1	-65 to +150	°C
Storage temperature 2	Tstg2	-55 to +100	°C

NOTE 1: The voltages are all relative to GND = 0 V.

NOTE 2: Storage temperature 1 is for the chip alone, and storage temperature 2 is for the TCP product.

NOTE 3: Ensure that the relationship between +V1, Vc, and -V1 is always as follows:  
 $V_{DDH} \geq +V1 \geq Vc \geq -V1 \geq GND$ .



NOTE 4: The LSI may be permanently damaged if the logic system power is floating or VCC is less than or equal to 2.6 V when power is applied to the LC drive system. Special caution must be paid to the power sequences during power up and power down.

## Electrical Characteristics


### DC Characteristics

Unless otherwise noted, GND = 0 V, VCC = + 5.0 V ± 10%, Ta = -30 to 85°C

Item	Signal	Parameter	Applicable Terminals	Min	Typ	Max	Unit
Power Supply Voltage (1)	VCC		VCC	2.7	5.0	5.5	V
Range Operating Voltages	VDDH	Function	VDDH	8.0		42.0	V
Power Supply Voltage (2)	+V1	Recommended Value	+V1			VDDH	V
Power Supply Voltage (3)	Vc	Recommended Value	Vc		VDDH/2		V
Power Supply Voltage (4)	-V1	Recommended Value	-V1	GND			V
High-level Input Voltage	VIH	VCC = 2.7 to 5.5V	CIO1,CIO2,FR, YD,LP,SHL,SEL, LSEL,CSEL, DOFF,F1,F2, TEST1	0.8VCC			V
Low-level Input Voltage	VIL					0.2VCC	V
High-level Output Voltage	VOH	VCC = 2.7 to 5.5V	CIO1,CIO2	VCC-0.4			V
Low-level Output Voltage	VOL					0.4	V
Input Leakage Current	ILI	GND ≤ VIN ≤ VCC	LP,YD,SHL,SEL, LSEL,CSEL,F1, F2,DOFF,TEST1, FR			2.0	μA
Input/Output Leakage Current	ILI/O	GND ≤ VIN ≤ VCC	CIO1,CIO2			5.0	μA
Static Current	IGND	VDDH = 14.0~42.0V VIH = VCC, VIL = GND	GND			25	μA
Output Resistance	RCOM	ΔVON = 0.5 V Recommended parameter	COM1 to COM120	VDDH = +30.0V	0.55	0.7	kΩ
				VDDH = +40.0V	0.5	0.7	
Average Operating Consumption Current (1)	ICC	VCC = +5.0 V, VIH = VCC VIL = GND, fLP = 16.8 kHz fFR = 70 Hz, Input data: 1/240 No load	VCC		10	25	μA
		VCC = 3.0 V All other parameters the same as VCC = 5.0 V.			7	17	
Average Operating Consumption Current (2)	IDDH	VDDH = +V1 = +30.0 V, Vc = VDDH/2, -V1 = 0.0 V, VCC = 5.0 V All other parameters the same as the ICC item.	VDDH		6	13	μA
Input Terminal Capacity	Ci	Freq. = 1 MHz Chip alone	LP,YD,SHL,SEL, LSEL,CSEL,F1,F2, DOFF,TEST1,FR			10	pF
Input/Output Terminal Capacity	Ci/O	Ta = 25°C	CIO1,CIO2			18	pF


Range of Operating Voltages:  $V_{CC} - V_{DDH}$

It is necessary to set the voltage for  $V_{DDH}$  within the  $V_{CC} - V_{DDH}$  operating voltage range shown in the diagram below.



## AC Characteristics

### Input Timing Characteristics



The FR latched at the nth LP is reflected in the output at the n+1th LP.


( $V_{CC} = +5.0\text{ V} \pm 10\%$ ,  $T_a = -30$  to  $+85^\circ\text{C}$ )

Item	Signal	Parameter	Min	Max	Units
LP Frequency	$t_{CCL}$		500		ns
LP "H" Pulse Width	$t_{wCLH}$		55		ns
LP "L" Pulse Width	$t_{wCLL}$		330		ns
FR Setup Time	$t_{FRDHS}$		100		ns
FR Hold Time	$t_{FRDHS}$		40		
F1, F2 Setup Time	$t_{FFDHS}$		100		
F1, F2 Hold Time	$t_{FFDHS}$		40		
Input Signal Rise Time	$t_r$			50	ns
Input Signal Fall Time	$t_f$			50	ns
CIO Setup Time	$t_{DS}$		100		ns
CIO Hold Time	$t_{DH}$		40		ns
YD → LP Allowable Time	$t_{SET}$		80		ns

( $V_{CC} = +2.7\text{ V to }4.5\text{ V}$ ,  $T_a = -30$  to  $+85^\circ\text{C}$ )

Item	Signal	Parameter	Min	Max	Units
LP Frequency	$t_{CCL}$		800		ns
LP "H" Pulse Width	$t_{wCLH}$		100		ns
LP "L" Pulse Width	$t_{wCLL}$		660		ns
FR Setup Time	$t_{FRDHS}$		200		ns
FR Hold Time	$t_{FRDHS}$		80		
F1, F2 Setup Time	$t_{FFDHS}$		200		
F1, F2 Hold Time	$t_{FFDHS}$		80		
Input Signal Rise Time	$t_r$			100	ns
Input Signal Fall Time	$t_f$			100	ns
CIO Setup Time	$t_{DS}$		200		ns
CIO Hold Time	$t_{DH}$		80		ns
YD → LP Allowable Time	$t_{SET}$		150		ns

Output Timing Characteristics



(VCC = 5.0 V ± 10%, VDDH = +14.0 to +42.0 V, Ta = -30 to +85°C)


Item	Signal	Parameter	Min	Max	Units
Delay time from LP to CIO output	t <sub>pdDOC</sub>	CL = 15 pF VDDH = 14.0 V to 40.0 V		300	ns
Delay time from LP to COM output	t <sub>pdCCL</sub>			350	ns
Delay time from $\overline{\text{DOFF}}$ to COM output	t <sub>pdCDOF</sub>			700	ns

(VCC = +2.7 V to 4.5 V, VDDH = +14.0 to +28.0 V, Ta = -30 to +85°C)

Item	Signal	Parameter	Min	Max	Units
Delay time from LP to CIO output	t <sub>pdDOC</sub>	CL = 15 pF VDDH = 14.0 V to 40.0 V		600	ns
Delay time from LP to COM output	t <sub>pdCCL</sub>			500	ns
Delay time from $\overline{\text{DOFF}}$ to COM output	t <sub>pdCDOF</sub>			1400	ns

## The Power Supply

### Method of Forming Each Voltage Level



When the SED1580 and the SED1751 are used to form an extremely low power module system, the power relationships as shown in the figure above between the SED1580 and SED1751 logic systems, and the LCD system power supply, and the LCD controller power supply are optimal.

In this case, care is required when it comes to signal propagation in the logic system.

LCD Controller	→	SED1580	Direct
LCD Controller	→	SED1751	Capacitor coupling is required
SED1580	→	SED1751	Capacitor coupling is required
SED1751	→	SED1580	Capacitor coupling is required

### Cautions at Power Up and Power Down

Because the voltage level in the LCD system is high voltage, if the logic system power supply of this LSI is floating or if VCC is 2.6 V or less when the LCD system high voltage (30 V or above) is applied, or if the LCD drive signal is output before the voltage level that is applied to the LCD system has stabilized, then there is the risk that there will be an over current condition in this LSI, resulting in permanent damage to this LSI.

It is recommended that the display OFF function (DOFF) is used until the LCD system voltage stabilizes to insure that the LCD drive output power level is at the VC level.

Be sure to follow the sequences below when turning the power supplies ON and OFF:

When turning the power supply ON:


Logic system ON → LCD drive system ON, or simultaneously ON.

When turning the power supply OFF:

LCD drive system OFF → Logic system OFF, or simultaneously OFF.


As a countermeasure to guard against over current conditions, it is effective to insert a high-speed fuse or a guard resistance in series with the LC power supply. The guard resistance value must be optimized depending on the capacity of the LC cell.

### Example of Connection Large Screen LCD Structure Diagram





Example of External Connections



Specifications :

- Base : Epitaxial, 750/nm
- Copper foil : 31P (14.25mm)
- Sn plating
- Product pitch : 31P (14.25mm)
- Solder resist position tolerance : ±0.3