# **EPSON**



SEIKO EPSON CORPORATION

seconirolendrivers

Technical Manual

#### NOTICE

No parts of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export licence from teh Ministry of International Trade and Industry or other approval from another government agency.

Note the following precautions when using semiconductor devices.

[Precautions for light]

Due to the solar battery principle, the characteristics of the semiconductor devices generally change when the devices are irradiated. This IC, therefore, may malfunction when exposed to light.

Since this IC is not completely lightproof, follow the precautions below when using a substrate or product on which it is mounted.

- (1) Design and mount the substrate or product so as to block out any light from reaching the IC during actual use.
- (2) For the inspection process, design the environments so as to block out any light from reaching the IC.
- (3) When blocking out light, take all surfaces of the IC chip into account.

© Seiko Epson corporation 2000 All right reserved.

i8088 and i8086 are registered trademarks of Intel Corporation.

Z80 is registered trademark of Zilog Corporation.

V20 and V30 are registered trademarks of Nippon Electric Corporation.

# CONTENTS

- 1. Selection Guide
- 2. SED1220
- 3. SED1225 Series
- 4. SED1230 Series
- 5. SED1234/35 Series
- 6. SED1240 Series

# SED1200 Series LCD Controller/Drivers

**Selection Guide** 

# LCD controller-drivers for small-sized displays

Built-in character generators together with segment and common drivers simplify the task of displaying microprocessor messages on small LCDs.

Part number	Supply voltage range (V)	LCD voltage range (V)	Duty	Segment	Common	Display RAM (characters)	Micropro- cessor interface	Extension display output	Package	Comment
SED1220Dxb					26				Au bump chip	
SED1220Txx					20		4 or 8-bit		TCP	
SED1221Dxb							narallel		Au bump chip	
SED1221Txx	2.4–3.6	4.0-7.0	1/18,1/26	62		36	or	-	TCP	LCD static drive allowed
SED1220Dxa					18		Sorial		AI pad chip	Three standard characters
SED122ADxb							Jenai		Au bump chip	
SED122ATxx									TCP	
SED1225DxB	17_36	30-60	1/18 1/26	64	26	36	4 or 8-bit	_	Au bump chip	
SED1225TxB	1.7-3.0	3.0-0.0	1/10,1/20	04	20	30	or Serial	_	TCP	
SED1230D			1/30		30				Au bump chip	
SED1230T			1/50						TCP	
SED1231D			1/23	65	23				Au bump chip	
SED1231T				1/20						TCP
SED1232D	24_36	40_120				48			Au bump chip	
SED1232T	2.4-5.0	4.0-12.0	1/16	80	- 16	10	4 or 8-bit	_	TCP	Built-in power circuit for
SED1233D			1/10						Au bump chip	Three standard characters (JIS, ASCII, Cellular) SED1230/31/32/33 LCD static drive allowed
SED1233T							parallel		TCP	
SED1234D			1/30	62	30		or		Al pad chip	
SED1235D			1/16	02	16		Serial		AI pad chip	SED1234/35
SED1240Dxb			1/2/		24				Au bump chip	LOD dynamic drive only.
SED1240Txx			1/34		34				TCP	
SED1241DxB	1955	50.160	1/26	00	26	00			Au bump chip	
SED1241Txx	1.0-5.5	5.0-10.0	1/20	00	20	00			TCP	
SED1242DxB			1/18		18				Au bump chip	
SED1242Txx			1/10		10				TCP	

# SED1220 LCD Controller/Drivers

**Technical Manual** 

# Contents

OVERVIEW	2–1
FEATURES	2—1
BLOCK DIAGRAM	2–2
CHIP SPECIFICATION	2–3
DESCRIPTION OF PINS	-11
FUNCTIONAL DESCRIPTION2-	-14
COMMAND	-21
CHARACTER GENERATOR	-24
ABSOLUTE MAXIMUM RATINGS2-	-31
DC CHARACTERISTICS	-32
TIMING CHARACTERISTICS	-34
MPU INTERFACE (REFERENCE EXAMPLES)2-	-37
INTERFACE TO LCD CELLS (REFERENCE)2-	-38
LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)2-	-42

# OVERVIEW

SED1220 is a dot matrix LCD controller/driver for character display. Using 4bits data, 8bits data or serial data being provided from the micro computer, it displays up to 36 characters, 4 user defined characters and up to 120 symbols.

Up to 256 types of built-in character generator ROMs are prepared. Each character font is consisted of  $5 \times 8$  dots. It also contains the RAM for displaying 4 user defined characters each font consisting of  $5 \times 8$  dots. It is symbol register allows character display with high degree of freedom. This handy equipment can be operated with minimum power consumption with its low power consumption design, standby and sleeping mode.

# FEATURES

- Built-in data display RAM 36 characters + 4 user defined characters + 120 symbols.
- CG ROM (For up to 256 characters), CG RAM (for 4 characters) and symbol register (for 120 symbols).
- No. of display digit and lines
  - < In normal mode >
  - ① (12 digits + 4 segments for signal) × 3 lines + 120 symbols + 5 static symbols (SED1220D\*\*)
  - ② (12 digits + 4 segments for signal) × 2 lines + 120 symbols + 5 static symbols (SED1221D\*\*)
  - ③ 12 digits × 2 lines + 120 symbols + 5 static symbols (SED1222D\*\*)
  - ④ (12 digits + 4 segments for signal) × 2 lines + 120 symbols + 10 static symbols (SED122AD\*\*)
  - < In standby mode >
  - ① 5 static symbols
  - <sup>②</sup> 5 static symbols
  - ③ 5 static symbols
  - ④ 10 static symbols

- Built-in CR oscillation circuit (C and R contained)
- Accepts external clock input
  High-speed MPU interface
  - Affords interface with both 68/80 system MPUs Affords interface through 4 bits and 8 bits
- Affords serial interface
- Character font consists of  $5 \times 8$  dots
- Duty ratio ① 1/26 (SED1220D\*\*)
  - ② 1/18 (SED1221D\*\*, SED1222D\*\*) Simplified command setting
- Built-in power circuit for driving liquid crystal Power amplifier circuit, power regulation circuit and voltage followers × 4
- Built-in electronic volume function
- Low power consumption
  - 80 μA max. (In normal operation, including operating current of the power supply).
    20 μA max. (In standby mode for displaying static icon).
  - 5 μA max. (In sleeping mode when display is turned off).
- Power supply VDD VSS  $-2.4 V \sim -3.6 V$  VDD V5  $-4.0 V \sim -6.0 V$
- Temperature range for wide range operation  $Ta = -30 \sim 85^{\circ}C$
- CMOS process
- Shipping style

Chip (Al pad product)	SED1222D*A
Chip (Au bump product)	SED122*D*B
TCP	SED122*T**

· This unit does not employ radiation protection design

# **BLOCK DIAGRAM**



# CHIP SPECIFICATION SED1220D\*\*/1221D\*\*/122AD\*\*



Bump size  $80 \ \mu m \times 69 \ \mu m$ 

## SED1222D\*\*



Chip size: $7.70 \times 2.77 \text{ mm}$ Pad pitch: $124 \mu m$  (Minimum)Chip thickness (for reference): $625 \pm 50 \mu m$  (SED1222D\*A)

 A1 pad specifications Pad size on Y side: Pad size on X side:

90 μm × 96 μm 96 μm × 90 μm (PAD. No. 1 ~ 11, 28 ~ 32, 52 ~ 108) 175 μm ×135 μm (PAD. No. 12 ~ 27)

<Fuse Pines>

1) Al pad. pad size

 $86 \; \mu m \times \; 75 \; \mu m$ 

# <SED1220D\*\*/1221D\*\*>

Unit:	μm
-------	----

SED1220

P/	AD	COOR	DINATES	P	AD	COOR	ORDINATES	
No.	Name	Х	Y	No.	Name	Х	Y	
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Name           NC           NC           NC           MR           CS           D7           D6           D5           D4           D3           D2           D1           D0           Vpp	X -3700 -3600 -3500 -3252 -3132 -3012 -2892 -2772 -2652 -2532 -2412 -2292 -2172 -2052 -1836	Y -1204	No. 55 56 57 58 59 60 61 62 63 64 62 63 64 65 66 67 68 69	Name           VDD           (FSA)           (FSC)           (FSC)           (FS1)           (FS2)           (FS3)           VDD           COMSA           COM1           COM3           COM4	x 3670 3603 3603 3670	Y           -910           -796           -696           -596           -496           -396           -296           -196           -82           61           203           303           403           503           603	
$ \begin{array}{c} 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ \end{array} $	VDD VDD VSS VSS V5 V5 V4 V4 V3 V3 V2 V2 V1 V1 V0 V2 V1 V1 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0	$\begin{array}{c} -1836\\ -1736\\ -1756\\ -1456\\ -1276\\ -1176\\ -996\\ -896\\ -716\\ -616\\ -436\\ -336\\ -156\\ -56\\ 124\\ 224\\ 404\\ 504\\ 684\\ 784\\ 964\\ 1064\\ 1244\\ 1344\\ 1524\\ 1624\\ 1344\\ 1524\\ 1624\\ 1804\\ 1904\\ 2084\\ 2184\\ 2364\\ \end{array}$		69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99	COM4 COM5 COM6 COM7 COM8 NC NC SEGS1 SEGS2 SEG1 SEG2 SEG3 SEG4 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21	3670 3700 3600 3500 3319 3219 3119 3019 2919 2819 2719 2619 2519 2419 2319 2219 2119 2019 1919 1819 1719 1619 1519 1419 1319 1219 1119	603 703 803 903 1003 1204	
46 47 48 49 50 51 52 53 54	VDD CK VS1 P/S I/F RES NC NC NC	2464 2693 2821 2949 3077 3205 3500 3600 3700	-1204	100 101 102 103 104 105 106 107 108	SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30	1019 919 819 719 619 519 419 319 219	1204	

 $(FS^{\ast})$  : Being fuse adjusting pins, maintain them on floating state. CK pins  $% S^{\ast}$  : Should be VDD when not being used.

P	٩D	COORDINATES		
No.	Name	Х	Y	
109 110	SEG31 SEG32	119 19	1204 •	
111	SEG33	-81		
112	SEG34 SEG35	-281		
114	SEG36	-381		
115	SEG37 SEG38	-481 -581		
117	SEG39	-681		
118 119	SEG40 SEG41	-781 -881		
120	SEG42	-981		
121 122	SEG43 SEG44	-1081 -1181		
123	SEG45	-1281		
124 125	SEG46 SEG47	-1381 -1481		
126	SEG48	-1581		
127 128	SEG49 SEG50	-1681 -1781		
129	SEG51	-1881		
130 131	SEG52 SEG53	-1981 -2081		
132	SEG54	-2181		
133 134	SEG55 SEG56	-2281 -2381		
135	SEG57	-2481		
136	SEG58 SEG59	-2581 -2681		
138	SEG60	-2781		
139	SEGS4 SEGS5	-2881 -2981		
141	COM24	-3081		
142	COM23 COM22	-3181		
144	NC	-3500		
145 146	NC	-3600 -3700	1204	
147	COM21	-3670 ▲	1000	
140	COM20 COM19		800	
150	COM18		700	
152	COM17 COM16		500	
153	COM15		400	
155	COM14 COM13		200	
156 157	COM12		100	
158	COM10		-100	
159 160	COM9 COMS2		-200 -300	
161	SEGSA		-433	
162 163	SEGSB		-533 -633	
164	SEGSD	¥	-733	
165	SEGSE	-3670	-833	

# <SED1222D\*\*>

Unit:	μm
-------	----

SED1220

P	٩D	COOR	DINATES	P	AD	COOR	DINATES	
No.	Name	Х	Y	No.	Name	Х	Y	
P/ No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	AD Name A0 WR CS D7 D6 D5 D4 D3 D2 D1 D0 VDD VSS V5 V4 V3 V2	<b>COOR</b> <b>X</b> -3312 -3180 -3048 -2916 -2784 -2652 -2520 -2388 -2256 -2124 -1992 -1786 -1506 -1226 -946 -666 -386	DINATES Y -1228 -1228 -1204 4	P/ No. 55 56 57 58 59 60 61 62 63 64 62 63 64 65 66 67 68 69 70 71	AD Name SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20	COOR X 3100 2976 2852 2728 2604 2480 2356 2232 2108 1984 1860 1736 1612 1488 1364 1240 1116	DINATES Y 1228	
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35	V2 V1 V0 VR VOUT CAP2– CAP1– CAP1– CAP1+ VSS VDD CK VS1 P/S I/F RES VDD (FSA) (FSB)	-386 -106 174 454 734 1014 1294 1574 1854 2134 2414 2692 2836 2980 3124 3268 3694 3603	-1204 -1228 -1228 -1228 -919 -796 -696	72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89	SEG20 SEG21 SEG22 SEG23 SEG24 SEG25 SEG26 SEG27 SEG28 SEG29 SEG30 SEG31 SEG32 SEG33 SEG34 SEG35 SEG36 SEG37 SEG38	$\begin{array}{c} 992\\ 868\\ 744\\ 620\\ 496\\ 372\\ 248\\ 124\\ 0\\ -124\\ -248\\ -372\\ -496\\ -620\\ -744\\ -868\\ -992\\ -1116\end{array}$		
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54	(FSC) (FS0) (FS1) (FS2) (FS3) VDD COMSA COMS1 COM1 COM2 COM3 COM4 COM5 COM6 COM7 COM8 SEG1 SEG2 SEG3	3603 3694 3694 3472 3348 3224	-596 -496 -396 -296 -196 -73 63 199 323 447 571 695 819 943 1067 1191 1228 1228 1228	90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108	SEG39 SEG40 SEG41 SEG42 SEG43 SEG44 SEG45 SEG46 SEG47 SEG48 SEG49 SEG50 SEG51 SEG52 SEG53 SEG55 SEG56 SEG57	-1240 -1364 -1488 -1612 -1736 -1860 -1984 -2108 -2232 -2356 -2480 -2604 -2728 -2852 -2976 -3100 -3224 -3348 -3472	1228	

 $(FS^{\ast})$  : Being fuse adjusting pins, maintain them on floating state. CK pins  $% S^{\ast}$  : Should be VDD when not being used.

P	AD	COORDINATES		
No.	Name	Х	Y	
109	SEG58	-3694	1191	
110	SEG59	<b>≜</b>	1067	
111	SEG60		943	
112	COM16		819	
113	COM15		695	
114	COM14		571	
115	COM13		447	
116	COM12		323	
117	COM11		119	
118	COM10		75	
119	COM9		-49	
120	COMS2		-173	
121	SEGSA		-335	
122	SEGSB		-459	
123	SEGSC		-583	
124	SEGSD	↓	-707	
125	SEGSE	-3694	-831	

# <SED122AD\*\*>

Unit:	μm
-------	----

SED1220

P/	٩D	COOR	DINATES	P	PAD COORDINATES		DINATES
No.	Name	Х	Y	No.	Name	Х	Y
No. 1 2 3 4 5 6 7 8 9 10 11 12	Name           NC           NC           MC           OC           D7           D6           D5           D4           D3           D2	X -3700 -3600 -3522 -3132 -3012 -2892 -2772 -2652 -2532 -2412 -2292	 ▲	No. 55 56 57 58 59 60 61 62 63 64 65 66	Name           VDD           (FSA)           (FSC)           (FS0)           (FS1)           (FS2)           (FS3)           VDD           COMSA           COMS1           COM1	X 3670 3603 4 3603 3670	Y -910 -796 -696 -596 -496 -396 -296 -196 -82 61 203 303
$\begin{array}{c} 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ 46\\ 47\\ 48\\ 49\\ 50\\ 51\\ 52\\ 36\\ 51\\ 52\\ 52\\ 52\\ 52\\ 52\\ 52\\ 52\\ 52\\ 52\\ 52$	D1 D0 VDD VSS V5 V5 V4 V3 V2 V1 V0 V0 V7 V0 V1 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0	$\begin{array}{c} -2172\\ -2052\\ -1836\\ -1736\\ -1556\\ -1456\\ -1276\\ -1176\\ -996\\ -896\\ -716\\ -616\\ -436\\ -336\\ -156\\ -56\\ 124\\ 224\\ 404\\ 504\\ 684\\ 784\\ 964\\ 1064\\ 1244\\ 1344\\ 1524\\ 1064\\ 1244\\ 1344\\ 1524\\ 1624\\ 1804\\ 1904\\ 2084\\ 2184\\ 2364\\ 2464\\ 2693\\ 2821\\ 2949\\ 3077\\ 3205\\ 3500\\ 2800\\ 3500\\ 2800\\ 3500\\$			COM2 COM3 COM4 COM5 COM6 COM7 COM8 NC NC SEGS1 SEG2 SEG1 SEG2 SEG1 SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG10 SEG11 SEG12 SEG11 SEG12 SEG11 SEG12 SEG16 SEG17 SEG18 SEG16 SEG17 SEG18 SEG20 SEG21 SEG21 SEG21 SEG21 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG23 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG21 SEG22 SEG33 SEG4 SEG21 SEG22 SEG12 SEG33 SEG4 SEG22 SEG12 SEG33 SEG4 SEG22 SEG12 SEG33 SEG4 SEG23 SEG12 SEG33 SEG4 SEG33 SEG4 SEG23 SEG12 SEG23 SEG12 SEG33 SEG4 SEG23 SEG12 SEG33 SEG43 SEG43 S	3670 3700 3600 3500 3319 3219 3119 3019 2919 2819 2719 2619 2519 2419 2019 219 219 219 219 219 219 219 219 1919 1819 1719 1619 1519 1419 1319 1219 1119 1019 919 819 719 619 519 419	403 503 603 703 803 903 1003 1204
53 54	NC	3700	-1204	107	SEG29 SEG30	219	1204

 $(FS^{\ast})$  : This is a fuse adjusting terminal. Set it to floating state. CK pins % Set it to VDD when not used.

P
No.
P.           No.           109           110           111           112           113           114           115           116           117           118           119           120           121           122           123           124           125           126           127           128           129           130           131           132           133           134           135           136           137           138           139           140           141           142           143           144           145           146           147           148           149           150           151           152           153           154           155           156           157      <
No. $109$ $110$ $111$ $112$ $113$ $114$ $115$ $116$ $117$ $118$ $119$ $120$ $121$ $122$ $123$ $124$ $125$ $126$ $127$ $128$ $129$ $130$ $131$ $132$ $133$ $134$ $135$ $136$ $137$ $138$ $139$ $140$ $141$ $142$ $143$ $144$ $145$ $146$ $147$ $148$ $149$ $150$ $151$ $152$ $153$ $154$ $155$ $156$ $157$ $158$ $159$ $160$ $161$ $162$ $163$ $164$

# **DESCRIPTION OF PINS**

# **Power Pins**

Pin name	I/O	Description	Q'ty		
Vdd	Power supply	Connected to logic supply. Common with MPU power terminal Vcc.	1		
Vss	Power supply	0V power terminal connected to system ground.	1		
V0, V1	Power supply	Multi-level power supply for liquid crystal drive.	6		
V2, V3		The voltage determined in the liquid crystal cell is resistance-			
V4, V5		divided or impedance-converted by operational amplifier, and the			
		resultant voltage is applied.			
		The potential is determined on the basis of VDD and the following			
		equation must be respected.			
		$VDD = V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$			
		$VDD \ge VSS \ge V5 \ge VOUT$			
		When the built-in power supply is ON, the following voltages are			
		given to pins V1 to V4 by built-in power circuit:			
		$V_1 = 1/5 V_5$ (1/4 V <sub>5</sub> )			
		$V_2 = 2/5 V_5$ (2/4 V <sub>5</sub> )			
		$V_3 = 3/5 V_5$ (3/4 V <sub>5</sub> )			
		$V_4 = 4/5 V_5$ (4/4 V <sub>5</sub> ) voltage ratings in () are for optinal choices.			
Vs1	0	Power supply voltage output pin for oscillating circuit, and DC/DC	1		
		source. Don't connect this pin to an external load.			

# **LCD Power Circuit Pins**

Pin name	I/O	Description	Q'ty
CAP1+	0	Capacitor positive side connecting pin for boosting.	1
		This pin connects the capacitor with pin CAP1	
CAP1-	0	Capacitor negative side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP+.	
CAP2+	0	Capacitor positive side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP2	
CAP2-	0	Capacitor negative side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP2+.	
Vout	0	Output pin for boosting. This pin connects a smoothing capacitor	1
		with VDD pin.	
VR	I	Voltage regulating pin. This pin gives a voltage between VDD and	1
		V5 by resistance-division of voltage.	

# Pins for System Bus Connection

Pin name	I/O	Description					Q'ty		
D7 (SI)	I	8-bit input data bu	us. These	e pins a	are co	nnected to a	8-bit or 16	S-bit	8
D6 (SCL)		standard MPU da	ata bus.						
D5 ~ D0		When P/S = "Low	/", the D7	and D	6 pins	are operated	l as a seri	al data	
		input and a serial	clock inp	ut resp	ective	ly.			
		P/S RES I/F		D5	D4	D3-D0	CS A0	WR	
		"Ц""Ц""Ц"		D5	D4			E	
				D5		D3-D0			
				D5	D4				
			be active	notenti	ial	OFLIN			
		OPEN:Though "O	PEN" is a	vailabl	e. fixir	na the potent	ial is		
		recommen	ided for n	oise-wi	thstna	ding charact	eristical re	ason.	
		—: Indicates t	hat it can	be set	at eith	ier "H" or "L",	but fixing	the	
		potential is	s required						
A0	I	Usually, this pin c	connects t	he leas	st sign	ificant bit of t	he MPU a	ddress	1
		bus and identifies	s a data c	ommar	nd.				
		0 : Indicates tl	hat D0 to	D7 are	a con	nmand.			
		1 : Indicates tl	hat D0 to	D7 are	displa	ay data.			
RES	I	In case of a 68 se	eries MPL	J, initial	lizatior	n can be perf	ormed by		1
		changing RES	1. In case	e of an	80 se	ries MPU,			
		initialization can b	be perforr	ned by	chang	jing <u>∟</u> †.			
		A reset operation	is perform	ned by	edge	sensing of th	ne RES sig	gnal.	
		An interface type	for the 68	3/80 se	ries M	PU is selecte	ed by inpu	t level	
		after initialization.							
		"L" : 68 seri	ies MPU i	nterfac	e				
		"H" : 80 seri	ies MPU i	nterfac	e				
CS	I	Chip select signa	I. Usually	, this p	oin inp	uts the signa	l obtained	by	1
		decoding an addr	ress bus s	signal.	At the	"Low" level,	this pin is		
		enabled.		-					
WR	I	<when connectin<="" td=""><td>ng an 80 s</td><td>eries N</td><td>/IPU&gt;</td><td></td><td></td><td></td><td></td></when>	ng an 80 s	eries N	/IPU>				
		Active "Low".	This pin	connec	ts the	WR signal o	f the 80 se	eries	1
(E)		MPU. The sig	gnal on th	e data	bus is	fetched at th	e rise of t	he WR	
		signal.							
		<when connectin<="" td=""><td>ng a 68 se</td><td>ries M</td><td>PU&gt;</td><td></td><td></td><td></td><td></td></when>	ng a 68 se	ries M	PU>				
		Active "High".	This pin	becom	nes an	enable clock	input of t	he 68	
		series MPU.							
P/S	I	This pin switches	between	serial	data ir	put and para	allel data i	nput.	1
		P/S Chin	Select D	ata/Con	nmand	Data	Serial C	lock	
		"High"	<del>SS</del>	A0	)	D0~D7			
		"Low" (		A0	)	SI	SC		
				, .0					
IF	I	Interface data length select pin for parallel data input.				1			
		"High": 8-bit parallel input							
		"Low": 4-bit p	arallel inp	out					
		When P/S = "Low	, connec	t this p	oin to \	DD or Vss.			
СК	I	External input ter	minal						
		It must be fixed to "High" when the internal oscillation circuit is used.			1				

# Liquid Crystal Drive Circuit Signals

### Dynamic drive terminal (SED1220D\*\*/1221D\*\*/122AD\*\*)

Pin name	I/O	Description	Q'ty
COM1~	0	Common signal output nin (for characters)	24
COM24	0		24
COMS1,	0	Common signal output pin (except for characters)	
CMOS2	0	CMOS1, CMOS2: Common output for symbol display	2
SEG1~	0		<u></u>
SEG60	0	Segment signal output pin (for characters)	60
SEGS1, 2	_	Segment signal output pin (except for characters)	
4, 5	0	SEGS1, SEGS2: Segment output for signal output	4

#### Dynamic drive terminal (SED1222D\*\*)

Pin name	I/O	Description	Q'ty
COM1~	0	Common signal output pin (for characters)	16
COM16	0		
COMS1,	0	Common signal output pin (except for characters)	
CMOS2	0	CMOS1, CMOS2: Common output for symbol display	2
SEG1~	0	Cognest signal subsut his (for sharesters)	60
SEG60	0	Segment signal output pin (for characters)	60

#### Static drive terminal

Pin name	I/O	Description	Q'ty
COMSA	0	Common signal output pin (for icon)	1
SEGSA, B C, D, E F, G, H, I, J	0	Segment signal output pin (for icon) SEGSF, G, H, I, J (only SED122A)	5 to 10

Note: For the electrode of liquid crystal display panel to be connected to the static drive terminal, we recommend you to use a pattern in which it is separated from the electrode connected to the dynamic drive terminal. When this pattern is too close to the other electrode, both the liquid crystal display and electrode will be deteriorated.

## FUNCTIONAL DESCRIPTION

#### **MPU Interface**

#### Selection of interface type

In the SED1220 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting "High" or "Low" as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

P/S	Туре	CS	A0	WR	SI	SCL	D0~D7
"High"	Parallel Input	CS	A0	WR	—	_	D0~D7
"Low"	Serial Input	CS	A0	H, L	SI	SCL	

Table 1

Parallel Input

In the SED1220 Series, when parallel input is selected (P/S = "High"), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either "High" or "Low" is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.

Selection between 8 bits and 4 bits is performed by command.

RES input polarity	Туре	A0	WR	CS	D0~D7
$\downarrow$ active	68 series	A0	Е	CS	D0~D7
↑ active	80 series	A0	WR	CS	D0~D7

#### Table 2

#### Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then perform writing.

#### Serial interface (P/S = "Low")

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status (CS = "Low").

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL). At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed. The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = "High", it is regarded as display data. When A0 = "Low", it is regarded as a command.

The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection. Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length. We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.



#### Identification of data bus signals

The SED1220 series identifies data bus signals, as shown in Table 3, by combinations of A0 and  $\overline{WR}$  (E).

Common	68 series	80 series	Function
A0	E	WR	Function
1	1	0	Writing to RAM and symbol register
0	1	0	Writing to internal register (command)

Table 3

#### Chip select

The SED1220 series has a chip select pin  $(\overline{CS})$ . Only when  $\overline{CS} =$  "Low", MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the  $\overline{CS}$  status.

#### **Power Circuit**

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the SED1220 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Amplifying	Voltage regulat-	Voltage	External	Amplifying
	circuit	ing circuit	follower	voltage input	system pin
	0	0	0	—	Per specification
Note 1	×	0	0	Vout	OPEN
Note 2	×	×	0	V5 = VOUT	OPEN
Note 3	×	×	×	V1, V2, V3, V4, V5	OPEN

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the VOUT pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.

Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V3, V4 and V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.

#### **Voltage Tripler Circuit**

If capacitors are connected between CAP+1 - CAP-1and CAP2+, CAP2- and Vss VOUT, VDD-Vss potential is negatively tripled and generated at VOUT terminal. When the voltage is boosted double, open CAP2+ and



#### Potential relationship of amplified voltage

connect CAP2- to VOUT terminal.

oscillation output.

At this time, the oscillating circuit must be operating

since the amplifying circuit utilize the signal from the

#### Voltage regulating circuit

Amplified voltage generated at VOUT outputs liquid crystal drive voltage V5 through the voltage regulation circuit.V5 voltage can be obtained from the expression ① below by adjusting the resistors Ra and Rb within the range of V5<VOUT.calculated by the following formula:

$$V_{5} = (1 + \frac{R_{b}}{R_{a}}) \bullet V_{REG}$$

Where, VREG is the constant power supply within IC. VREG is maintained constantly at VREG = 2.0V.

Voltage regulation of V5 output is done by connecting to a variable register between VR, VDD and V5. It is recommended to combine fixed registers R1 and R3 with variable resistor R2 for fine adjustment of V5 voltage.

[Sample setting on R1, R2 and R3]

- R1 + R2 + R3 = 1.2 M ohm (decided from the current value I05 passed between VDD V5. Where,  $I_{05} \le 5 \mu A$  is supposed).
- Variable voltage range provided by R2 is from -4V to -6V (to be decided considering charecteristics of the liquid crystal).
- Since VREG = 2.0V, if the electronic volume register is set at (0, 0, 0, 0, 0), followings are derived from above conditions and expression ①:



The voltage regulation circuit outputs VREG with the temperature gradient of approximately -0.04%/°C. Since VR terminal has high input impedance, anti-noise measures must be considered including use of shortened wiring distance and shield wire.

• Voltage Regulation Circuit Using Electronic Volume Function

The electronic volume function allows to control the liquid crystal drive voltage V5 with the commands and thus to adjust density of the liquid crystal display. Liquid crystal drive voltage V5 can have one of 32 voltage values if 5-bit data is set to the electronic volume register.

When using the electronic volume function, you need to turn the voltage regulation circuit on using the supply control command.

[Sample constants setting when electronic volume function is used]



No.	Electronic volume register	а	V5
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1α	•
2	(0, 0, 0, 1, 0)	2α	•
3	(0, 0, 0, 1, 1)	3α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	(n-1)α	•
31	(1, 1, 1, 1, 1)	nα	Small

When the electronic volume function is not used, select (0, 0, 0, 0, 0) for the electronic volume register.

#### Liquid crystal voltage generating circuit

V5 potential is resistive divided within IC to produce V1, V2, V3 and V4 potentials required for driving the liquid crystal. V1, V2, V3 and V4 potentials are then subject to impedance conversion and provided to the liquid crystal drive circuit. The liquid crystal drive voltage is fixed to 1/5 (1/4) bias. The liquid crystal power terminals V1 – V5 must be externally connected with the voltage regulating capacitor C2.



#### When voltage is tripled



Reference setting values: C1: 0.1 - 4.7  $\mu F$  C2: 0.1  $\mu F$ 

We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

Example 2: When using the built-in power source (VC, VF, P) = (1, 1, 0)



Example 3: When using the built-in power source (VC, VF, P) = (0, 1, 0)



Reference setting values: C1: 0.47 - 4.7 µF We suggest you to determine the most appropriate capacitance values, C2: 0.1 - 4.7 µF fitting to the panel size, for respective capacitors C1 and C2 in consideration of the liquid crystal display and drive waveforms.

When a built-in supply is used



### Low Power Consumption Mode

SED1220 is provided with standby mode and sleep mode for saving power consumption during standby period.

• Standby Mode

Switching between on and off of the standby mode is done using the power save command.

In the standby mode, only static icon is displayed.

- 1. Liquid crystal display output
- COM1 ~ COM24, COMS1, COMS2 : VDD level SEG1 ~ SEG60, SEGS1, 2, 4, 5 : VDD level SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be turned on by static drives. Use the static icon RAM for controlling the static icon display done with SEGSA, B, C, D, E, COMSA.
- 2. DD RAM, CG RAM and symbol register Written information is saved as it is irrespective of on or off of the stand-by mode.
- 3. Operation mode is retained the same as it was prior to execution of the standby mode. The internal circuit for the dynamic display output is stopped.
- Oscillating circuit The oscillation circuit for the static display must be remained on.

#### • Sleep Mode

To enter the sleep mode, turning off the power circuit and oscillation circuit using the commands, and then execute power save command. This mode helps to save power consumption by reducing current to almost resting current level.

- Liquid crystal display output COM1 ~ COM24, COMS1, COMS2 : VDD level SEG1 ~ SEG60, SEGS1, 2, 4, 5 : VDD level SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Clear all the data of the static icon registers to "0".
- 2. DD RAM, CG RAM and symbol register Written information is saved at it is irrespective of on or off the sleep mode.
- 3. Operation mode mode is retained the same at it was prior to execution of the sleep mode. All internal circuits are stopped.
- Power circuit and oscillation circuit Turn off the built-in supply circuit and oscillation circuit using the power save command and supply control command.

### **Reset Circuit**

Upon activation of the RES input, this LSI will be initialized.

	Initial State	
1.	Display on/off	control
	$\mathbf{C} = 0$	: Cursor off
	$\mathbf{B} = 0$	: Blink off
	$\mathbf{D} = 0$	: Display off
2.	Power save	
	O = 0	: Oscillation off
	PS = 0	: Power save off
3.	Supply control	
	VC = 0	: Voltage regulation circuit off
	VF = 0	: Voltage follower off
	$\mathbf{P} = 0$	: Amplifying circuit off
4.	System setting	
	N2, N1 = 0	): 2 lines
	$\mathbf{S} = 0$	: Left-hand shift
	CG = 0	: "CGRAM" blank
5.	Electronic volu	ume control
	Address	: 28H
	Data	: (0, 0, 0, 0, 0)
6.	Static icon	
	Address	: 20H
	Data	: (0, 0, 0, 0, 0)
	Address	: 21H
	Data	: (0, 0, 0, 0, 0)
	Address	: 22H
	Data	: (0, 0, 0, 0, 0)
	Address	: 23H
	Data	(0, 0, 0, 0, 0)

As explained in the Section "MPU interface", the RES terminal connects to the reset terminal of the MPU and initialization is being effected together with the MPU. However, when the bus, port, etc. of the MPU maintains high-impedance for a certain duration of time after resetting make the resetting input to the SED1220 effect.

resetting, make the resetting input to the SED1220 after the inputs to the SED1220 have become definite.

As the resetting signal, like explained in the Section "DC characteristics", active level pulses of minimum 10us or more should be used. Normal operation status can be obtained after 1us from the edge of the RES signal.

By making the RES terminal active, respective registers can be cleared and the aforesaid setting state can be obtained.

If initialization is not effected by the RES terminal when the supply voltage is applied, it may go into a state where cancellation is unworkable.

In case the built-in liquid crystal power circuit will not be used, it becomes necessary that the RES input be active when the external liquid crystal power is being applied.

# COMMAND

Table 4 lists the commands. SED1220 identifies the data bus signal using different combinations of A0 and  $\overline{WR}$ (E). High speed command interpretation and execution are possible since only the internal timing is used.

#### Command Overview

Command type	Command name	A0	WR
Display control	Cusor Home	0	0
instruction	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
System set	System set	0	0
Address control	Address Set	0	0
instruction			
Data input	Data Write	1	0
instruction			

Instruction execution duration of dependents on the internal process time of SED1220, therefore it is necessary to provide a duration larger than the system cycle time (tCYC) between execution of two successive instruction.

#### • Description of Commands

(1) Cursor Home

This command presets the address counter to 30H and moves the cursor, when it is present, to the first digit of the first line.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	*	*	*	*
							* :	Dor	n't Ca

(2) Display ON/OFF Control This command performs on or off of display and cursor setting.

Note: Symbols driven by COMSA and SEGSA – E must be controlled through the static icon RAM.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	С	В	*	D
D	D = 0 : Display off 1 : Display on								
В		= 0 1	:	Curs Curs	or bl or bl	ink o ink o	off on		

Blink displays characters in black and white, alternately. The alternating display will be repeated with approx. 1 second interval.

С	= 0	: Display of cursor
	1	: Does not display

Following table shows relationship between B and C registers and the cursor.

С	В	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Underbar cursor
1	1	Alternate display of display
		characters in black and white.
		The cursor position indicates the
		position of address
		- (4.0) (4.4)



The cursor position indicates the position of address counter.

Therefore, whenever moving the cursor, change the address counter value using the RAM address set command or the auto increment done by writing the RAM data.

ISelective flashing symbol display is possible by selecting (C, B) = (1, 0) and thus locating the address counter to the position of the symbol register through selecting (since the symbol is corresponding to the character at each 5 dots).

#### (3) Power Save

This command is used to controlling the oscillation circuit and setting or resetting the sleep mode.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	1	0	0	*	*	0	PS	
PS	* : Don't Care = 0 : Power save off (reset) 1 : Power save on (set)								ire	
0		= 0	:	Osci oscil	llatir llatio	ng cii n)	cuit	off (	stop	of

- 1 : Oscillating circuit on (oscilla tion)
- (4) Supply Control This command is used for controlling operation of the built-in power circuit.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	Р
Р	= 0 : Amplifying circuit off								
		1	1 : Amplifying circuit on						

Note: The oscillation circuit must be turned on for the amplitying circuit to be active.

**EPSON** 

VF	$= 0 \\ 1$	: Voltage follower off : Voltage follower on
VC	= 0 1	: Voltage regulation circuit off : Voltage regulation circuit on

(5) System Set

This command is used for selecting display line, common shift direction and use/non-use of CR RAM.

When power on or resetting is done, execute this command first.

0 0 0 1 1 0 N1 N2 S CG	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	1	1	0	N1	N2	S	CG

\* : Don't Care

N2, N1	= 0, 0 : 2 lines
N2, N1	= 0, 1 : 3 lines

S	= 0	: COM left shift
	= 1	: COM right shift

CG	= 0	: Use CG RAM
	1	: Does not use RAM

(6) RAM Address Set

This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DD RAM address set by this command.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1		A	\DD	RES	S		

- (1) The settable address length is ADDRESS = 00H to 7FH.
- ② Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

#### **RAM Map**

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0 0 H			CGI	RAM	(0 0	H)		Ι		С	G R	A M (	0 1 H)			—
10H			CGI	RAM	(0 2	H)		Ι		С	G R	A M (	03H)			-
20 H	S	1						Ι	EV	Test			-			-
30 H			DD	RAM	line 1			Fo	r sign	als					Unus	ed
4 0 H			DD	RAM	line 2	2									"	
50H			DD	RAM	line 3	}									"	
60H			Sy	mbol	regist	er									"	
7 0 H			Sy	mbol	regist	er									"	
					_			:U	Inuse	d						

For signals :Output from SEGS1 to SEGS2, SEGS4, SEGS5 For symbol register :Output from COMS1 to COMS2.

SI :Static icon register

EV :Electronic volume register

Test :Test register (Do not use)

#### (7) Data Write

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0				DA	TA			

- ① This command writes data the DD RAM, CG RAM or symbol register.
- ② This command automatically increases the address counter by +1, thus enabling continuous writing of data.
- <Example of Data Writing>
  - Following figures illustrates an example of continuous writing of one line data to DD RAM.



Command					Со	ode					Function
Command	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*	Moves the cursor to the home position.
(2) Display ON/OFF Control	0	0	0	0	1	1	C	В	*	D	Sets cursor ON/OFF (C), cursor blink ON//OFF (B), and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF), D = 1 (display ON) D = 0 (display OFF)
(3) Power Save	0	0	0	1	0	0	*	*	0	PS	Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)
(4) Power Control	0	0	0	1	0	1	0	VC	VF	Р	Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)
(5) System Set	0	0	0	1	1	0	N2	N1	S	CG	Sets the use or non-use of CG RAM and shifting direction of display line (N1, N2) and COM CG = 1 (use of CG RAM), 0 = (Does not use CG RAM), M2, N1 = 0, 0 (2 lines) 0, 1 (3 lines). S = 0 (left shift), 1 (right shift).
(6) RAM Address Set	0	0	1			AD	DR	ESS			Sets the DD RAM, CG RAM or symbol register address.
(7) RAM Write	1	0				DA	TA				Writes data into the DD RAM, CG RAM or symbol register address.
(8) NOP	0	0	0	0	0	0	0	0	0	0	Non-operation command
(9) Test Mode	0	0	0	0	0	0	*	*	*	*	Command for IC chip test. Don't use this command.

#### Table 4 SED1220 Series Command List

# CHARACTER GENERATOR

### **Character Generator ROM (CG ROM)**

Character Generator ROM (CG ROM) SED1220 cntains the character generator ROM (CG ROM) consisted of up to 256 types of characters. Character size is  $5 \times 8$  dots.

Tables 5 though 7 show the SED1220\*\* character code. Concerning the 4 characters from 00H through 03H, the system command selects on which of CG ROM and CG RAM they are to be used.

SED1220 CG ROM is mask ROM and compatible with customized ROM. Contact us for its use in your system. Product name of modified CG ROM is defined as below:

(Example) S E D 1 2 2 0 D  $\underline{0}$  B

Digit for CG ROM pattern change

## SED1220DA\*

	[							L	ower 4 E	Bit of Coc	le		_				
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
sit of Cord	7																
Higher 4 E	8																
	9																
	А																
	в																
	с																
	D																
	E																
	F																

## SED1220DB\*

	[							L	ower 4 E	Bit of Coc	le						
		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
Bit of Cord	7																
Higher 4	8																
	9																
	А																
	в																
	с																
	D																
	E																
	F																

# SED1220DG\*

	[							L	ower 4 E	lit of Cod	le						
		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
4 Bit of Cord	7																
Higher	8																
	9																
	A																
	в																
	с																
	D																
	E																
	F																

### Character Generator RAM (CG ROM)

CGRAM contained in SED1220 enables user programming of character patterns for display signals with higher degrees of freedom.

When using CGRAM, select it using the system command.

Capacity of CGRAM is 160 bits and accepts registration of any  $4.5 \times 8$  dots patterns.

Following shows relationship between the CGRAM characters, CGRAM addresses and character code.

Character code	haracter code RAM address					ita (c	hara	cter p	oatte	Character display	Signal display	
Character code		)	D7							D0	SEG	SEGS
00H	00H~07H	0	*	*	*	0	1	1	1	1		
02H	10H~17H	1	*	*	*	1	0	0	0	0		
		2	*	*	*	1	0	0	0	0		
		3	*	*	*	0	1	1	1	1		
		4	*	*	*	0	0	0	0	1		
		5	*	*	*	0	0	0	0	1		
		6	*	*	*	1	1	1	1	0		
		7	*	*	*	0	0	0	0	0		
01H	08H~0FH	8	*	*	*	0	0	1	0	0		
03H	18H~1FH	9	*	*	*	0	0	1	0	0		
		Α	*	*	*	0	1	1	1	0		
		В	*	*	*	0	1	1	1	0		
		С	*	*	*	0	1	1	1	0		
		D	*	*	*	1	1	1	1	1		
		Е	*	*	*	0	0	0	0	0		
		F	*	*	*	0	0	0	0	0		
			Ĺ									
			U	nuse	a	C	1:   0:	Displ Non-	ay displ	ay		

It is possible to set a  $5 \times 8$  character size in this system. In this case, use the \*7H/\*FH RAM. Note that the \*7H/\*FH data is inverted when a under-bar cursor is used.

# Symbol Register

SED1220 contains the symbol register which enable individual symbol setting for displaying on the screen.

Capacity of the symbol register is 120 bits and is capable of displaying up to 120 symbols.

Following shows relationship between the symbol register display patterns, RAM addresses and written data.



PAM address				S	ymbo	ol Bit	s		
RAIM address		D7							D0
	0	*	*	*	1	2	3	4	5
	1	*	*	*	6	7	8	9	10
0011~0011	:					:			
	В	*	*	*	56	57	58	59	60
	0	*	*	*	61	62	63	64	65
70H~7BH	1	*	*	*	66	67	68	69	70
	:					:			
	В	*	*	*	116	117	118	119	120

Note: When the symbol is 1.5 times or more than the character, it is recommended to drive it using both COMS1 and COMS2.
## Static Icon Ram

SED1220 contains the static icon RAM for displaying the static icons in addition to the dynamic icons. Capacity of static icon RAM is 10 bits (SED1220/1221/ 1222) or 20 bit (SED122A) and is capable of displaying

< SEGSA, D	, C, D, E >	_								
Function	PAM addraga			Sta	atic io	con c	lata			Display
Function	RAIN address	D7						— D0 S E G S A B C D E		
Display	20H	*	*	*	0	0	1	1	1	
On/Off										
Blink	21H	*	*	*	1	0	0	0	1	
On/Off										f BLINK

#### < SEGSA, B, C, D, E >

up to 5 icons (SED1220/1221/1222) or 10 icons (SED122A).

Following shows relationship between the static icons functions, static icon RAM addresses and written data.

## < SEGSF, G, H, I, J >

Function	RAM address	Static icon data								Display	
T UNCLION	INAM address	D7 D0 s					SEGSFGHIJ				
Display On/Off	22H	*	*	*	0	0	1	1	1		
Blink On/Off	23H	*	*	*	1	0	0	0	1	f BLINK	

\*: Blank

1: Display or blink on

0: Display or blink off

fblink: 1–2 Hz

### **Electronic Volume RAM (register)**

SED1220 contains the electronic volume function for controlling the liquid crystal drive voltage V5 and density of liquid crystal display. The electronic volume function enables to select one of 32 voltage status of the liquid

crystal drive voltage V5 by writting 5-bit data to the electronic volume RAM.

Following shows relationship between RAM addresses set by the electronic volume and written data.

Function	RAM address		Ele	ectro	nic v	olun	ne da	ata		Condi-	Vev
1 directori		D7	D7 D0						tion	VEV	
Electronic volume data	28H	*	*	*	0	0	0	0	0	0	Vreg-0
		*	*	*	0	0	0	0	1	1	Vreg-α
		*	*	*	0	0	0	0	0	2	$V_{REG}-2\alpha$
							:			:	
							:			:	
		*	*	*	1	1	1	0	1	29	Vreg-29α
		*	*	*	1	1	1	1	0	30	Vreg-30a
		*	*	*	1	1	1	1	1	31	Vreg-31α
	29H	*	*	*	*	*					For testing

\* : Blank

Note : Do not use the address "29H". It is for testing  $\alpha = V_{REG}/150$ 

## **ABSOLUTE MAXIMUM RATINGS**

Item		Symbol	Standard value	Unit
Power supply voltage	(1)	Vss	-6.0~+0.3	V
Power supply voltage	(2)	V5, Vout	-7.0~+0.3	V
Power supply voltage (3)		V1, V2, V3, V4	V5~+0.3	V
Input voltage		Vin	Vss-0.3~+0.3	V
Output voltage		Vo	Vss-0.3~+0.3	V
Operating temperature	erating temperature		-30~+85	°C
Storage temperature TCP		Tatr	-55~+100	ŝ
Storage temperature	Bare chip	I Str	-65~+125	U



- Notes: 1. All the voltage values are based on VDD = 0 V.
  - 2. For voltages of V1, V2, V3 and V4, keep the condition of  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$  and  $VDD \ge VSS \ge V5 \ge VOUT$  at all times.
  - 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

## **DC CHARACTERISTICS**

VDD = 0 V, Vss = -3.6 V to -2.4 V, Ta = -30 to  $85^{\circ}C$  unless otherwise specified.

	ltem		Symbol		Condition	min	typ	max	Unit	Applicable pin
Power	Operat	able	Vss			-3.6	-3.0	-2.4	V	Vss
supply	Data re	etain				-3.6		-2.0		*1
voltage (1)	voltage	;								
Power	Operat	able	V5			-7.0		-4.0	V	V5 *2
supply	Operat	able	V1, V2			0.6×V5		Vdd	V	V1, V2
voltage (2)	Operat	able	V3, V4			V5		0.4×V5	V	V3, V4
High-level ir	put volt	age	VIHC			0.2×Vss		Vdd	V	*3
Low-level in	put volta	age	VILC			Vss		0.8×Vss	V	*3
Input leakag	e currer	nt	ILI	Vin :	= VDD or Vss	-1.0		1.0	μA	*3
LC driver Ol	V resista	ance	Ron	Ta=	25°C V5=-7.0V		20	40	KΩ	COM,SEG
				$\Delta V =$	:0.1V					*4
Static currer	nt consu	mption	Iddq				0.1	5.0	μA	Vdd
Dynamic cu	rrent	Idd	Display s	tate	$V_5 = -6 V$ without load			80	μA	Vdd *5
consumption	า		Standby s	state	Oscillation ON, Power			20	μA	Vdd
					OFF, Vss = –3V					
					without load					
			Sleep sta	te	Oscillation OFF, Power			5	μA	Vdd
					OFF, Vss = -3.0V					
			Access st	tate	fcyc=200KHz,			500	μA	Vdd *6
					Vss = -3.0V					
Input pin ca	pacity		CIN	T	a=25°C f=1MHz		5.0	8.0	pF	*3

Frame frequency	ffr	Ta=25°C Vss=-3.0V	70	100	130	Hz	*10
External clock frequency	fck	Display of 2 lines		23.4		KHz	*10 *11
	fck	Display of 3 lines		33.8		KHz	*10 *11

Reset time	tR	1.0		μs	*7
Reset pulse width	trw	10		μs	*8
Reset start time	tRES	50		ns	*8

### **Dynamic system**

ply	Input voltage	Vs1		-2.3	-2.1	-1.9	V	*9
dns	Amplified voltage	Vout	When voltage is tripled	-6.9	-6.3	-5.7	V	Vout
ver	output voltage							
bod	Voltage follower	V5		-7.0		-4.0	V	
lt-in	operating voltage							
Bui	Reference voltage	Vreg	Ta = 25°C	-2.06	-2.0	-1.94	V	

\*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.

- \*2: When the voltage is Tripled, care must be paid to supply the voltage VSS so that operating voltage of VOUT and V5 may not be exceeded.
- \*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, <del>CS</del> <del>WR</del> (E), P/S, IF
- \*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEGn, SEGSn, COMn or COMSn, and each power pin (V1, V2, V3 or V4). It is specified in the range of operating voltage (2).

 $Ron = 0.1 V / \Delta I$ 

( $\Delta$ I: Current flowing when 0.1 V is applied between the power and output)

\*5: Character "

display. This is applicable to the

case where no access is made from the MPU and the built-in power circuit and oscillating circuit are in operation.

\*6: Current consumption when data is always written by fcyc.

The current consumption in the access state is almost proportional to the access frequency (fcyc). When no access is made, only IDD (I) occurs.

- \*7: tR (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the SED1220 usually enters the operating state after tR.
- \*8: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than tRW is entered.



All signal timings are based on 20% and 80% of Vss signals

\*9: When operating the boosting circuit, the power supply Vss must be used within the input voltage range.

\*10: The fosc frequency of the oscillator circuit for internal circuit drive may differ from the fBST boosting clock on some models. The following provides the relationship between the fOSC frequency, fBST boosting clock, and fFR frame frequency.

 $fOSC = (No. of digits) \times (1/Duty) \times fFR$  $fBST = (1/2) \times (1/No. of digits) \times fOSC$ 

\*11: When performing the operations using an external clock, not taking advantage of the built-in oscillation circuit, input the waveforms indicated below. Meanwhile, while using an external clock but when clock inputs are not being made, fix it to "H". (Normal High)

#### <Incase the external clock = fosc>

- Duty = (th/tosc) × 100 = 20 ~ 30%
- fosc = 1/tosc



- <Incase the external clock =  $4 \times \text{fosc}$ >
- Duty =  $(th/tosc) \times 100 = 50\%$





## TIMING CHARACTERISTICS

(1) MPU Bus Write Timing (80 series)



 $[Ta = -30 \text{ to } 85^{\circ}\text{C}, \text{ Vss} = -3.6 \text{ V to } -2.4 \text{ V}]$ 

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, <u>CS</u>	tah8	Every timing is specified	30	_	ns
Address setup time		tAW8	on the basis of 20% and	60	-	ns
CS setup time		tAC8	80% of Vss.	0	_	ns
System cycle time	WR	tCYC8		650	-	ns
Write "L" pulse width (WR)		tCCL		150	-	ns
Write "H" pulse width (WR)		<b>t</b> CCH		450	_	ns
Data setup time	D0 ~ D7	tDS8		100	_	ns
Data hold time		tDH8		50	_	ns

## $[Ta = -30 \text{ to } 85^{\circ}\text{C}, \text{ Vss} = -3.3 \text{ V to } -2.7 \text{ V}]$

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	tah8	Every timing is specified	10	-	ns
Address setup time		tAW8	on the basis of 20% and	60	_	ns
CS setup time		tAC8	80% of Vss.	0	_	ns
System cycle time	WR	tCYC8		500	—	ns
Write "L" pulse width (WR)		tCCL		100	_	ns
Write "H" pulse width (WR)		tссн		350	—	ns
Data setup time	D0 ~ D7	tDS8		100	_	ns
Data hold time		tDH8		20	_	ns

\*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).



\*2: tCCL is specified based on an overlap period of  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  "L" levels.

SED1220





 $[Ta = -30 \text{ to } 85^{\circ}C, Vss = -3.6 \text{ V to } -2.4 \text{ V}]$ 

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address setup time	A0, <u>CS</u>	tAW6	Every timing is specified	60	_	ns
Address hold time		tAH6	on the basis of 20% and	30	_	ns
CS setup time		tAC6	80% of Vss.	0	_	ns
System cycle time	WR	tCYC6		650	_	ns
Enable "L" pulse width (WR)		tewl		150	_	ns
Enable "H" pulse width (WR)		tewh		450	—	ns
Data setup time	D0 ~ D7	tDS6		100	_	ns
Data hold time		tDH6		50	_	ns

## $[Ta = -30 \text{ to } 85^{\circ}C, \text{ Vss} = -3.3 \text{ V to } -2.7 \text{ V}]$

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address setup time	A0, CS	tAW6	Every timing is specified	60	-	ns
Address hold time		tAH6	on the basis of 20% and	10	-	ns
CS setup time		tAC6	80% of Vss.	0	-	ns
System cycle time	WR	tCYC6		500	—	ns
Enable "L" pulse width (WR)		tewl		100	-	ns
Enable "H" pulse width (WR)		tewh		350	—	ns
Data setup time	D0 ~ D7	tDS6		100	_	ns
Data hold time		tDH6		20	_	ns

\*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).



\*2: tEWH is specified based on an overlap period of CS "L" and E "H" levels.

## (3) Serial Interface



 $[Ta = -30 \text{ to } 85^{\circ}\text{C}, \text{ Vss} = -3.6 \text{ V to } -2.4 \text{ V}]$ 

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tscyc	Every timing is specified	1000		ns
SCL "H" pulse width		tshw	on the basis of 20% and	300		ns
SCL "L" pulse width		tSLW	80% of Vss.	300		ns
Address setup time	A0	tsas		50		ns
Address hold time		tSAH		300		ns
Data setup time	SI	tsds		50		ns
Data hold time		tSDH		50		ns
CS-SCL time	CS	tcss		150		ns
		tCSH		700		ns

\*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).



## MPU INTERFACE (REFERENCE EXAMPLES)

The SED1220 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the SED1220 Series can be operated by less signal lines.

## 80 Series MPU











## **INTERFACE TO LCD CELLS (REFERENCE)**

12 columns by 3 lines,  $5 \times 8$ -dot matrix segments and symbols



12 columns by 2 lines,  $5 \times 8$ -dot matrix segments and symbols





12 columns by 2 lines,  $5 \times 8$ -dot matrix segments and symbols

SED1220



12 columns by 2 lines,  $5 \times 8$ -dot matrix segments and symbols

## LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)



# Instruction Setup Example (Reference Only)

#### (1) Initial setup



(2) Display mode



Notes 1) Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).
DDRAM: Write the 20H data (character code).

- CGRAM: Write the 00H data (null data).
- Symbol register: Write the 00H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.

2) Since it is specified based on rise characteristics of the booster, power control and voltage follower circuits, time to be set differs depending on external capacity. Be sure to set it after the external capacity is confirmed.

3) A display of the dynamic drive series is turned on when the on command is input and the static icon is turned on using the static icon control command. To turn both on at the same time when the display is turned on, execute display on/off command and static icon control within 1 frame period. (3-1) Selecting the Standby mode



(3-2) Releasing the Standby mode



(4-1) Selecting the Sleep mode







## Instruction Setup Example of SED1220 series

- (1) Initial setup
- (2) display ON "EPSON"
- (3) Display ON the Icon
- (4) Standby Mode sequence
- (5) Releasing the Standby Mode sequence

<Diagram of SED1220Txx and LCD Panel>



### (1) Initial setup

(1.1) VDD-VSS Power ON

(1.2) Power regulation

(1.3) Input of RESET signal

(1.4) Command Status

- Display ON/OFF :OFF
- Power save :OFF
- :OFF • Power control
- System reset :OFF
- Electronic Volume :(0, 0, 0, 0, 0) :OFF
- Static display control
- Others are undefined.

(1.5) Waiting for 10µ sec or more

#### (1.6) Command Input: ((\*) indicates any command sequence.) (a) System Setup command: CGRAM→Not use, 3lines, COM Left shift

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	0	0	1	0	0

(\*) Electronic volume resister setup: Data $\rightarrow$ (0, 0, 0, 0, 0, 0)

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0

(\*) Power save command:  $PS \rightarrow 0, 0 \rightarrow 1$ 

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	0

(d) Power Control command: P, VF, VC $\rightarrow$ 1

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	1	1	1

(e) (f) RAM address setup, Data writing

• RAM address setup: Set address is 30H

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	0	0	0	0

•	Data	writing:	All data-	→20H	(for 1	Line)
---	------	----------	-----------	------	--------	-------

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0

• RAM address setup: Set address is 40H

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	0	0	0	0

• Data writing: All data $\rightarrow$ 20H (for 2 line)

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0

• RAM address setup: Set address is 50H

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	1	0	0	0	0

A0WRD7D6D5D4D3D2D1D010010000000100010000000100010000000100010000000100010000000100010000000100010000000100010000000100010000000100010000000100010000000100010000000010001000000001000100000000100001000 <th></th>										
100010000010001000000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010000100000	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1000100000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010001000000100010000001000100000010001000000	1	0	0	0	1	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0	1	0	0	0	1	0	0	0	0	0
1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0	1	0	0	0	1	0	0	0	0	0
1         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0           1         0         0         0         1         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         0         1         0         0         0         0         0           1         0         0         0         1         0         0         0         0         0	1	0	0	0	1	0	0	0	0	0
1         0         0         1         0         0         0         0         0	1	0	0	0	1	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0

#### • Data writing: All data $\rightarrow$ 20H (for 3 Line)

• End of Initialization

#### (2) Display ON "EPSON"

(2.1) RAM address setup command: 30H

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	1	0	0	0	0

(2.2) Data writing command: Writing "EPSON"

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	]
1	0	0	1	0	0	0	1	0	1	E: 45H
1	0	0	1	0	1	0	0	0	0	P: 50H
1	0	0	1	0	1	0	0	1	1	S: 53H
1	0	0	1	0	0	1	1	1	1	0: 4FH
1	0	0	1	0	0	1	1	1	0	] N: 4EH

(2.3) Waiting for 20ms or more

(2.4) Display ON/OFF control command: B, C $\rightarrow$ 0, D $\rightarrow$ 1

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	1

Display ON 5×7 Dots "EPSON"

EPSON		

## (3) Display ON The Icon: Valid in Standby mode only (3.1) Display ON/OFF command: D→OFF

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	0

(3.2) Static display control command: 1 ~ 2Hz Blink

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1
1	0	0	0	0	1	0	0	0	0

(3.3) Power save command: PS $\rightarrow$ ON,  $0\rightarrow$ ON

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	1

(3.4) Power control commands: P, VF, VC→OFF

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	0	0	0

Display ON the Icon



### (4) Releasing the Standby Mode

(4.1) Power save command:  $PS \rightarrow 0, 0 \rightarrow 1$ 

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	0/1	0/1	1	0

(4.2) Power control commands: P, VF, VC $\rightarrow$ 1

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	1	1	1

(4.3) Waiting for 20ms or more

(4.4) Display ON/OFF command:  $D \rightarrow 1$ 

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	0	0	1

END of Releasing the Standby mode

## **Option List**

SED1220 provides the optional functions as described in the following. Being adaptable to the customer's optional demand, contact the Business Department of our company when installed.

• Our product name corresponding to a customer's option is defined as shown below:

(Example) SED1220D  $\underline{XB}$ 

Shipping form: A (AL pad product) or B (metal bump product)

Option corresponding digit

Machine type: 0 (12 digits  $\times$  3 lines) or 1 (12 digits  $\times$  2 lines)

1. Specification of Character Generator ROM (CGROM)

SED1220 integrates a character generator ROM which can generate a maximum of 256 type characters. The size of these characters is composed of  $5 \times 7$  (8) dots.

Being a mask ROM, the SED1220 CGROM is adaptable to the character generator ROM exclusive for the customer, too.

For our standard CGROMs, refer to the Character Fonts Table.

2. Specification of Liquid Crystal Driver Voltage Bias Value.

SED1220 integrates a liquid crystal diver voltage generator circuit. Its 5-volt potential is divided into resistance inside of IC to generate 1-V, 2-V, 3-V or 4-V potential as required for the liquid crystal driver. Further, the 1-V, 2-V, 3-V or 4-Vpotential is converted into impedance by a voltage follower to be supplied to the liquid crystal driver circuit.

Either 1/5 or 1/4 bias value can be selected as demanded by the customer.

Our standard bias value is preset to 1/5.

3. Specification of Reference Voltage of Liquid Crystal Driver Voltage Regulation Circuit.

SED1220 integrates a voltage regulation circuit using a booster voltage as its power supply to generate 5V for the liquid crystal driver via the voltage regulation circuit.

The voltage regulation circuit integrates a reference voltage regulator VREG.

The customer can select a specification of using either the internal reference voltage or external Vss reference voltage.

Our standard specification is preset to the internal reference voltage.

- Power Supply to Booster Circuit SED1220 integrates a booster circuit. The customer can select a specification of using either the regulator output VS1 or VSS as the supply voltage to the booster circuit. Our standard specification is preset to the regulator output VS1.
- 5. External Clock Specifications

SED1220 integrates an external clock terminal and there are two clock specifications, f and  $4 \times f$  oscillation.

Either of them can be selected on your request.

	Internal	External	External
	oscillation	clock f osc.	clock 4×f osc.
Standard	0	0	×
Optional	0	×	0

The standard external clock specification is set to fosc.

 Reset Signal Input Polarity Specifications SED1220 inputs reset signal from the reset terminal using edge detection and I/F specification 80/68 series can be selected according to this signal level. RES input polarity can also be selected on your request.

RES input	Туре					
polarity	Standard	Optional				
□,	68 series	80 series				
Lt	80 series	68 series				

 $\square$  is set to the 68 series and  $\square$  to the 80 series as the standard RES input polarities.

7. Pad Layout Specifications of COMS1 Symbol Terminal

On SED1220, pad layout of COMS1 symbol terminal can be changed. COMS1 pad layout can be selected on your request.

	Standard	Optional
Pad No	Pad Name	Pad Name
65	COMS1	COM1
66	COM1	COM2
67	COM2	COM3
68	COM3	COM4
69	COM4	COM5
70	COM5	COM6
71	COM6	COM7
72	COM7	COM8
73	COM8	COMS1

Reference	(a) Case4 (Chip Rear) (COM24, etc.) (COM32 COM32 SED12XX COM1 SEG60 •••• SEG1 (80)	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 1 (SEG-reversed)</li> <li>However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order.</li> </ul>
:xample of Mount Direction	<ul> <li>③ Case3 (Chip Front)</li> <li>③ Com24, etc.)</li> <li>Front</li> <li>COM32</li> <li>SED12XX</li> <li>SEG1 •••• SEG60</li> <li>(80)</li> </ul>	<ul><li>System set</li><li>S = 1</li></ul>	<ul> <li>System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 0</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 0</li> </ul>
SED1220/1225/1240 E stem Setup Depending on	(COM24, etc.)	<ul><li>O System set</li><li>● S = 0</li></ul>	<ul> <li>System set</li> <li>S1 = 0</li> <li>S2 = 0</li> </ul>	<ul> <li>O System set</li> <li>CS = 0</li> <li>SS = 0</li> </ul>
Sys	<ul> <li>Case 1 (Chip Front) (80)</li> <li>SEG60 •••• SEG1</li> <li>SEG60 •••• SEG1</li> <li>SED12XX</li> <li>COM32</li> <li>COM32</li> <li>Action</li> </ul>	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>O System set</li> <li>S1 = 0</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>O System set</li> <li>CS = 0</li> <li>SS = 1 (SEG-reversed)</li> <li>However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</li> </ul>
		SED1220	SED1225	2ED1540

SED1220

**EPSON** 

# SED1225 Series LCD Controller/Drivers

**Technical Manual** 

## Contents

OUTLINE
FEATURES
BLOCK DIAGRAM
PIN ASSIGNMENT
PIN DESCRIPTION
FUNCTION DESCRIPTION
COMMAND
COMMAND LIST
BUILT-IN MEMORIES
MAXIMUM ABSOLUTE RATINGS
DC CHARACTERISTICS
SIGNAL TIMING CHARACTERISTICS
MPU INTERFACES (REFERENCE)
LCD CELL INTERFACE
LCD DRIVE WAVEFORMS (B WAVEFORMS)
EXAMPLE OF INSTRUCTION SETUP (REFERENCE)
OPTION LIST
CAUTIONS

## OUTLINE

The SED1225 dot-matrix LCD Controller Driver receives 4-bit, 8-bit, or serial data from the microprocessor and displays up to 36 characters, four user-defined characters, and up to 120 symbols.

Up to 256 types of built-in character generator ROMs are provided. Each character font has a 5×8-dot structure. Also, the user-defined character RAM contains four 5×8-dot characters. In addition, a symbolic register can be used for flexible symbol display. The Driver featuring the very low power consumption can drive a handy terminal unit in either Sleep or Standby mode with the minimum power consumption.

## **FEATURES**

- Built-in display data RAM Can display up to 36 characters, 4 user-defined characters, and 120 symbols.
- Built-in CGROM (for 256-character display), CGRAM (for 4-character display), and symbol register (for 120 symbol display)
- No. of display columns by lines Normal mode: (12 columns plus 4 signal segments) × 3 line + 120 symbols + 10 static symbols Standby mode: 10 static symbols
- Built-in C&R oscillators

- Available external clock input
- High-speed MPU interfaces Interface to both 68- and 80-series MPUs Support of 4/8-bit interface
- Support of serial interface
- Character font: 5x8 dots
- Duty ratio: 1/18, 1/26
- Simple command setup
- Built-in LCD drive power circuit: Power amp and regulator
- Built-in electronic controls
- Very low power consumption 30 μA (including the operating current of the built-in power supply during normal operation) 10 μA (Static icon display during Standby operation 5 μA (Display off during Sleep operation)
- Power supplies
   VDD Vss: -1.7 to -3.6 V
   VDD V5: -3.0 to -6.0 V
- Wide operating temperature range: Ta=-30 to +85°C
- CMOS process
- Package design
   Chip (with gold bump): SED1225D\*B
   TCP: SED1225T\*\*
- This IC package is not designed to have a radiation or strong light resistance.

## **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**



### SED1225D<u>\*</u>\*

CGROM pattern version number

Chip size:	$7.85 \times 1.97 \text{ mm}$
Pad pitch:	90 µm (min)
Chip thickness (Reference):	625 µm

Au bump specifications

Bump size: Pad Nos. 59 to 72, and 155 to 171: 78 μm × 59 μm Pad Nos. 1 to 58, and 73 to 154: 59 μm × 78 μm Bump height (Reference): 22.5 μm Pad coordinates (1/2)

	PAD	Coord	dinate	PAD		Coordinate	
No.	Name	Х	Y	No.	Name	Х	Y
1	Dummy	-3768	-822	44	Vss	1718	-822
2	Dummy	-3678	-822	45	Vss	1808	-822
3	A0	-3349	-822	46	C86	1973	-822
4	XWR(E)	-3200	-822	47	PS	2122	-822
5	XCS	-3050	-822	48	IF	2272	-822
6	D7(SI)	-2901	-822	49	RES	2421	-822
7	D6(SCL)	-2751	-822	50	ХСК	2571	-822
8	D5	-2602	-822	51	VS1	2720	-822
9	D4	-2452	-822	52	(FSA)	2893	-822
10	D3	-2303	-822	53	(FSB)	3065	-822
11	D2	-2153	-822	54	(FSC)	3237	-822
12	D1	-2004	-822	55	(FS3)	3409	-822
13	D0	-1854	-822	56	(Vdd)	3589	-822
14	XLE1	-1705	-822	57	(Vdd)	3678	-822
15	XLE1	-1615	-822	58	(Vdd)	3768	-822
16	XLE2	-1466	-822	59	(FS2)	3758	-628
17	XLE2	-1376	-822	60	(FS1)	3758	-456
18	Vdd	-1286	-822	61	(FS0)	3758	-283
19	Vdd	-1197	-822	62	COMSA	3758	-179
20	Vss	-1107	-822	63	COMS1	3758	-90
21	Vss	-1017	-822	64	COM1	3758	0
22	V5	-868	-822	65	COM2	3758	90
23	V5	-778	-822	66	COM3	3758	179
24	V4	-629	-822	67	COM4	3758	269
25	V4	-539	-822	68	COM5	3758	359
26	V3	-389	-822	69	COM6	3758	449
27	V3	-300	-822	70	COM7	3758	538
28	V1	-150	-822	71	COM8	3758	628
29	V1	-60	-822	72	COMS1	3758	718
30	(Vreg1)	89	-822	73	Dummy	3768	822
31	(Vreg1)	179	-822	74	Dummy	3678	822
32	Vreg2	328	-822	75	SEGS1	3409	822
33	Vreg2	418	-822	76	SEGS2	3320	822
34	OCA	567	-822	77	SEG1	3230	822
35	OCA	657	-822	78	SEG2	3140	822
36	OCB	807	-822	79	SEG3	3050	822
37	OCB	896	-822	80	SEG4	2961	822
38	000	1046	-822	81	SEG5	2871	822
39	000	1136	-822	82	SEG6	2781	822
40	OCD	1285	-822	83	SEG7	2692	822
41	OCD	1375	-822	84	SEG8	2602	822
42	OCE	1524	-822	85	SEG9	2512	822
43	OCE	1614	-822	86	SEG10	2423	822

Note 1: Set the pins VDD of Nos. 56 to 58 and the pins VRBG1 of Nos. 30 and 31 to the floating state.

2: Since the pins FS\* of Nos. 52 to 55 and 59 to 61 are for fuse adjustment, set them to the floating state.

Pad coordinates (2/2)

	PAD	Coord	dinate	]	PAD		Coordinate	
No.	Name	Х	Y		No.	Name	Х	Y
87	SEG11	2333	822		130	SEG54	-1524	822
88	SEG12	2243	822		131	SEG55	-1614	822
89	SEG13	2153	822		132	SEG56	-1704	822
90	SEG14	2064	822		133	SEG57	-1793	822
91	SEG15	1974	822		134	SEG58	-1883	822
92	SEG16	1884	822		135	SEG59	-1973	822
93	SEG17	1795	822		136	SEG60	-2062	822
94	SEG18	1705	822		137	SEGS4	-2152	822
95	SEG19	1615	822		138	SEGS5	-2242	822
96	SEG20	1526	822		139	Dummy	-2332	822
97	SEG21	1436	822		140	Dummy	-2422	822
98	SEG22	1346	822		141	Dummy	-2512	822
99	SEG23	1256	822		142	COM24	-2602	822
100	SEG24	1167	822		143	COM23	-2692	822
101	SEG25	1077	822		144	COM22	-2781	822
102	SEG26	987	822		145	COM21	-2871	822
103	SEG27	898	822		146	COM20	-2961	822
104	SEG28	808	822		147	COM19	-3050	822
105	SEG29	718	822		148	COM18	-3140	822
106	SEG30	629	822		149	COM17	-3230	822
107	SEG31	539	822		150	COM16	-3320	822
108	SEG32	449	822		151	COM15	-3409	822
109	SEG33	359	822		152	Dummy	-3589	822
110	SEG34	270	822		153	Dummy	-3678	822
111	SEG35	180	822		154	Dummy	-3768	822
112	SEG36	90	822		155	COM14	-3758	718
113	SEG37	1	822		156	COM13	-3758	628
114	SEG38	-89	822		157	COM12	-3758	538
115	SEG39	-179	822		158	COM11	-3758	449
116	SEG40	-268	822		159	COM10	-3758	359
117	SEG41	-358	822		160	COM9	-3758	269
118	SEG42	-448	822		161	COMS2	-3758	179
119	SEG43	-538	822		162	SEGSA	-3758	90
120	SEG44	-627	822		163	SEGSB	-3758	0
121	SEG45	-717	822		164	SEGSC	-3758	-90
122	SEG46	-807	822		165	SEGSD	-3758	-179
123	SEG47	-896	822		166	SEGSE	-3758	-269
124	SEG48	-986	822		167	SEGSF	-3758	-359
125	SEG49	-1076	822		168	SEGSG	-3758	-449
126	SEG50	-1165	822		169	SEGSH	-3758	-538
127	SEG51	-1255	822			SEGSI	-3758	-628
128	SEG52	-1345	822		1/1	SEGSJ	-3758	-/18
129	SEG53	-1435	822					

## PIN DESCRIPTION

## **Power Supply Pins**

Pin Name	I/O	Description	No. of Pins
Vdd	Power supply	Connects to the logic power supply. This is common to the Vcc power pin of the MPU.	1
Vss	Power supply	0V power pin connected to system ground (GND)	2
V1, V3 V4, V5	Power supply	Multi-level LCD drive power supplies. A capacitor is required for external stabilization.	4
Vs1	0	Output pin of oscillator (OSC) power voltage. Do not connect any external load to this pin.	1

Notes: Two Vss pins are provided. As they are commonly connected inside the IC, an input into any Vss can be used if power impedance is low. To have the enough noise resistance, however, the Vss power input from each pin is recommended.

## **LCD Power Pins**

Pin Name	I/O	Description	No. of Pins
Vreg2	0	Output pins of LCD voltage and amp source power supplies. A capacitor is required for stabilization.	1
OCA OCB OCC OCD OCE	ο	A voltage capacitor pin. A capacitor is required for amplification.	5

## **LED Drive Terminal**

Pin Name	I/O	Description	No. of Pins
XLE1 XLE2	0	An Nch open drain output terminal to drive the LED. Connects to the LED cathode.	2

## System Bus Connector Pins

Pin Name	I/O	Descrition									No. of Pins	
		An 8-bit inpu Pins D7 and logical low.	t data bus D6 functio	to be o n as th	connect ne serial	ed to the data ar	e stand Id cloci	ard 8- o < inputs	r 16-bit respec	MPU o tively if	lata bus. PS is	
		PS C8	6 IF	D7	D6	D5	D4	D3 to D0	XCS	A0	XWR	
D7(SI)		"L" —		SI	SCL	OPEN	OPEN	OPEN	XCS	A0	_	
D6(SCL)	I	"Н" "Н	" "H"	D7	D6	D5	D4	D3-D0	XCS	A0	E	8
D5 to D0			" "L" " "H"	D7	D6	D5	D4 D4	OPEN D3-D0	XCS	A0	E	_
		"H"   "L	" "L"	D7	D6	D5	D4 D4	OPEN	XCS	A0 A0	XWR	
		Open : May I bette - : May I	Dpen : May be open. However, the potential is recommended to fix to have better noise-resistance characteristics.									
		Usually, the	most signif	icant b	oit of MF	PU addre	ess bus	s is conr	nected t	o ident	ify data	
A0	I	or command										1
		1: Indicates	D0 to D7	are dis	splav da	ta.						
RES	Ι	Initializes wh	en RES is	set to	low. Th	ne syste	m is re	set at R	ES sigr	al leve	Ι.	1
XCS	Ι	A Chip Selec This is valid	ct signal. T when low.	he ad	dress bu	us signa	l is dec	oded ar	nd ente	red.		1
XWR	I	<ul> <li>When an 8 Active low The WR si at the risin</li> <li>When a 68 Active high Used as a fetched at</li> </ul>	<ul> <li>When an 80-series MPU is connected Active low.</li> <li>The WR signal of 80-series MPU is connected. The data bus signal is fetched at the rising edge of XWR signal.</li> <li>When a 68-series MPU is connected Active high.</li> <li>Used as an Enable Clock input of 68-series MPU. The data bus signal is</li> </ul>							1		
		A switching p	oin betwee	n seria	I data ir	nput and	l paralle	el data i	nput.			
		P/S	Chip se	lect	Data/C	ommar	nd D	Data	Se	rial Clo	ock	
PS	I	"H"	XCS			A0	D0	to D7		—		1
		"L"	XCS			A0		SI		SCL		
IF	l	An interface data length select pin during parallel data input. - 8-bit parallel input if IF=high - 4-bit parallel input if IF=low This pin is connected to Vbp or Vss if PS=low.								1		
C86	I	An MPU inte - 68-series - 80-series This pin is co	An MPU interface switch pin. - 68-series MPU interface if C86=high - 80-series MPU interface if C86=low This pin is connected to Vpd or Vss if PS=low.								1	
ХСК	I	An external of It must be fix To use an ex command.	clock input ed to high ternal cloc	pin. to use k inpu	the inte t, turn th	ernal oso ne interr	cillator. Ial osci	llator Of	F by is	suing t	he	1

## **LCD Driver Signals**

Dynamic drive pins

Pin Name	I/O	Description	No. of Pins
COM1 to COM24	0	Common signal output pins (for character display)	24
COMS1, COMS2	0	Common signal output pins (for non-character display) COMS1, COMS2: Common outputs for symbol display	3
SEG1 to SEG60	0	Segment signal output pins (for character display)	60
SEGS1, 2 4, 5	0	Segment signal output pins (for non-character display) SEGS1, 2, 4, 5: Segment outputs for signal output	4

Note: As the same COMS1 signal is output at two pins, one of them must be used.

#### Static drive pins

Pin Name	I/O	Description	No. of Pins
COMSA	0	Common signal output pin (for icon display)	1
SEGSA, B			
C, D, E, F G, H, I, J	0	Segment signal output pin (for icon display)	10

Notes: We recommend to separate LCD panel electrodes of static drive pins from those of dynamic drive pins. If these patterns are closely located, the LCD and its electrodes may be deteriorated.

## FUNCTION DESCRIPTION

## **MPU Interfaces**

#### Interface type selection

#### Table 1

PS	Туре	XCS	A0	XWR	SI	SCL	D0 to D7
Н	Parallel input	XCS	A0	XWR	_	_	D0 to D7
L	Serial input	XCS	A0	H, L	SI	SCL	_

The SED1225 has the C86 pin for MPU selection. If the parallel input is selected (PS=high), if can be connected directly to the 80-series or 68-series MPU by setting the

4-bit data bus can be selected by the IF pin signal.

#### Table 2

C86 pin signal	Туре	A0	XWR	XCS	D0 to D7
"L"	80 series	A0	XWR	XCS	D0 to D7
"H"	68 series	A0	Е	XCS	D0 to D7

#### Interface to 4-bit MPU

If the 4-bit interface is selected (IF=low), the 8-bit command and data, and its address are transferred in two times.



Note: During continuous writing, the write time greater than the system cycle time (tcyc) must be set before the subsequent write operation.

#### Serial interface

The serial interface consists of an 8-bit shift register and a 3-bit counter. During chip select (XCS=low), an SI input and an SCL input can be accepted. During no chip select (XCS=high), the shift register and counter is initialized (reset).

Serial data of D7 to D0 are fetched in this order from the serial data input pin (SI) at the rising edge of serial clock. The data is converted into 8-bit parallel data at the rising edge of the eighth serial clock.

The serial data input (SI) is identified to have the display data or command by the A0 input. It is display data if A0=high, and it is command if A0=low.

The A0 input is fetched and identified at the rising edge of " $8 \times$  n-th" serial clock (SCL). Figure 1 shows a serial interface timing chart.

The SCL signals must be well protected from the far-end reflection and ambient noise due to increased line length. The operation checkout on the actual machine is recommended.

Also, we recommend to repeat periodical command writing and status refreshing to avoid a malfunction due to noise.

# C86 pin to high or low (see Table 2). Also, the 8-bit or

The SED1225 can transfer data via the 4- or 8-bit data bus or via the serial data input (SI). The parallel or serial data

input can be selected by setting the PS pin to high or low

(see Table 1).



#### Data bus signal identification

The SED1225 identifies the data bus based on a combination of A0, AWR and E signals as defined on Table 3.

#### Table 3

Common	68 Series	80 Series	Function	
A0	Е	XWR		
1	1	0	Writes in the RAM and symbol register.	
0	1	0	Writes (commands) in the internal register.	

### **Chip Select**

The SED1225 has an Chip Select pin (XCS) to allow an MPU interface input only if XCS=low.

During no chip select status, all of D0 to D7, A0, XWR, SI and SCL inputs are made invalid. If the serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is entered independent from the XCS status.

### **Power Circuit**

The built-in power circuit featuring the low power

consumption generates the required LCD drive voltages. The power circuit consists of an amp and a voltage regulator.

#### Amp

When the capacitors are connected to the OCA, OCB, OCC, OCD, OCE, VREG2 pins, the LCD drive voltages are generated.

As the amp uses the signals from the oscillator, the oscillator or an external clock must be operating. The following provides the potential relationship.



#### Voltage regulator

 Voltage regulator using the electronic control function Use the electronic control function and set the voltages appropriate to the LCD panel driving.

When a 5-bit data is set in the electronic control register, one of 32-state voltages can be set for LCD driving. Before using the electronic control function, turn ON the power circuit by issuing the power control command.

The following explains how to calculate the voltages using the electronic control function.

 $V_5 = 4 \times V_{\rm EV}$ 

Conditions: Vev = VREG2 - Xwhere,  $X = n\alpha$  (n=0, 1, ..., 31)  $\alpha = VREG2/95$ 

No.	Electronic control register	Х	V5
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1α	•
2	(0, 0, 0, 1, 0)	2α	•
3	(0, 0, 0, 1, 1)	3α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	n-1α	•
31	(1, 1, 1, 1, 1)	nα	Small

This is reference voltage for the liquid crystal drive power circuit. The VREGZ has a temperature characteristics of about -0.05%/deg.

#### External unit connection examples

An external voltage regulation capacitor must be connected to the LCD power pin. The LCD drive voltages are fixed to 1/4 biasing.

1/4 bias example



Note: We recommend to display the capacitance appropriate to the LCD panel size and set up the capacitance by observing the drive signal waveforms.

Reference set value: (0.1~1.0 µF)

### **Power Save mode**

The SED1225 supports the Standby and Sleep modes to save the power consumption during system idling.

Standby mode

The Standby mode is selected or released by the Power Save command. During Standby mode, only the static icon is displayed.

1. LCD display outputs

COM1 to COM16, COMS1, COMS2: VDD level

SEG1 to SEG60, SEGS1, 2, 4, 5:

VDD level

SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can light by static drive Use the Static Icon RAM to display the static icon with SEGSA, B, C, D, E, F, G, H, I, J and COMSA.

- DDRAM, CGRAM and symbol register Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
- 3. The operation mode before selection of Standby mode is kept.

The internal circuits for dynamic display are stopped.

4. Oscillator

The oscillator must be turned ON for static display.

Sleep mode

To select the Sleep mode, turn OFF the power circuit and oscillator by issuing the command, and clear all data of Static Icon register to zero. Then, issue the Power Save command. The system power consumption will be minimized to almost the stopped status.

1. LCD display outputs

COM1 to COM16, COMS1, COMS2: VDD level

SEG1 to SEG60, SEGS1, 2, 4, 5: VDD level

SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Clear all data of Static Icon register to zero.

- 2. DDRAM, CGRAM and symbol register Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
- 3. The operation mode before selection of Standby mode is kept.

All internal circuits are stopped.

4. Oscillator

Turn OFF the built-in power supply and oscillator by issuing the Power Save and power control commands.

## **Reset Circuit**

When the RES input is made active, this LSI is initialized.

nen me rels mpt	it is made active, uns Lor is mit.			
Initialization status				
(1) Display ON/OFF control				
C=0:	Cursor off			
B=0:	Blink off			
DC=0:	Normal display			
D=0:	Display off			
(2) Power save				
O=0:	Oscillating circuit off			
PS=0:	Power save off			
(3) Power contr	ol			
P=0:	Power circuit off			
(4) System set				
N=0:	3 lines			
S2, S1=0:	Direction of normal display			
CG=0:	CGRAM unused			
(5)Electronic c	ontrol			
Address:	28H			
Data:	(0,0,0,0,0)			
(6) Static icon				
Address:	20H to 23H			
Data:	(0,0,0,0,0)			

(7) LED register	
Address:	2AH
Data:	(0,0,0,0,0)
(8)CG RAM, D	D RAM and symbol register
Address:	00H to 1FH, 30H to 7CH
Data:	Must be initialized by MPU after
	reset input because of being
	indefinite.

Connect the RES terminal to the MPU reset terminal as described in "6-1 MPU Interface", and execute initialization simultaneously with the MPU. However, if the MPU bus and port are put into high impedance for a certain time period by resetting, perform reset input to the SED1225 after the input to the SED1225 has been determined. When the RES terminal becomes "L", each register is cleared and the above setup is established. If initialization by the RES terminal is not performed when power voltage is applied, resetting may be disabled.
## COMMAND

Table 4 lists the supported commands. The SED1225 identifies a data bus by a combination of A0, XWR and E signals. It features high-speed processing as the

#### Command outline

l able 4			
Command type	Command name	A0	XWR
Display control	Cursor Home	0	0
instruction	Display On/Off Control	0	0
Power control	Power Save	0	0
r ower control	Power Control	0	0
System setup	System Setup	0	0
Address control instruction	Address Setup	0	0
Data input instruction	Data Write	1	0

timing only.

As the execution time of each instruction depends on the internal processing time of the SED1225, an enough time greater than the system cycle time (tcyc) must be assigned for continuous instruction execution.

- · Explanation of commands
  - (1) Cursor Home

The Cursor Home command presets the Address counter to 30H, and shifts the cursor to column 1 of line 1 if Cursor Display is ON.





(2) Display On/Off Control

The Display On/Off Control command sets the LCD character and cursor display.

A0 2	XWR	D7							D0
0	0	0	0	1	1	С	В	DC	D

\* : Don't Care

- D=0: Turns the display off.
- D=1: Turns the display on.
- DC=0: Selects the standard size display.
- DC=1: Selects the double-height vertical display.
- B=0: Turns cursor blinking off.
- B=1: Turns cursor blinking on.

During blinking, the cursor character is alternately displayed normally and reversely. The normal and reverse display is repeated approximately every one second.

- C=0: Does not display the cursor.
- C=1: Displays the cursor.

The following provides the relationship between the C and B registers and cursor display.

commands are analyzed and executed in the internal

С	В	Cursor display
0	0	Not displayed
0	1	Not displayed
1	0	Underbar cursor
1	1	Alternate character display normally and reversely



The cursor display position is indicated by the address counter. Accordingly, to move the cursor, change the address counter value by automatic increment by writing the RAM address set command or RAM data.

The following shows the relationship between the DC resistor and display:



The character on the 3rd line will be displayed in double size on the second and third lines by setting DC=1.

(2) N=1 (1/18 duty)



The character on the 1st line will be displayed in double size on the first and second lines by setting DC=1.

(3) Power Save

The Power Save command controls the oscillator and sets or releases the Sleep mode.

A0 .	XWR	D7							D0
0	0	0	1	0	0	*	*	0	PS

\* : Don't Care

- PS=0: Turns the Power Save on. (Release)
- PS=1: Turns the Power Save off. (Select)
- O=0: Turn the oscillator off. (Stop oscillation)
- O=1: Turns the oscillator on. (Oscillation)
- (4) Power Control

The Power Control command controls the builtin power circuit operations.



- P=0: Turns the power circuit off.
- P=1: Turns the power circuit on.
- Note: The oscillator must be operating to operate the voltage amp.

(5) System Reset

The System Reset command sets the display direction, the display line, and the use or no use of CGRAM. This command must first be executed after the power-on or reset.



*	:	Don't	Care
---	---	-------	------

N=0:	Displays 3 lines. (1/26 duty)
N=1:	Displays 2 lines. (1/18 duty)
S2=0:	Normal display
S2=1:	Right and left reverse display
S1=0:	Normal display
S1=1:	Top and bottom reverse display
CG=0:	Does not use the CGRAM.
CG=1:	Uses the CGRAM.
(1) Nor	mal display



#### (2) Horizontal flipping



#### (3) Vertical flipping



#### (4) Horizontal vertical flipping



(6) RAM Address Setup

The RAM Address Setup command sets an address into the Address counter to write data into DDRAM, CGRAM and Symbol register.

When the cursor display is ON, the cursor is located at a position corresponding to the DDRAM address set by this command.



\* : Don't Care

(1) The 00H to 7FH address length can be set. To write data in the RAM, set the data write address by this command. When the subsequent data is written continuously, the address is automatically incremented.

#### RAM map

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
00H			CC	GRAN	/ (00H	)					С	GRA	M (01	H)		
10H			CC	GRAN	/I (02H	)					С	GRA	M (03	H)		
20H	SI1	l	SI	2		Unu	used		EV	TEST	LED		ι	Jnuse	d	
30H					DI	DRAN	I line	1		For	signal	s –	+-		Unuse	d
40H					DI	DRAN	1 line 2	2				-			Unuse	d
50H					DI	DRAN	1 line 3	3				[	+•		Unuse	d
60H						Sym	nbol re	gister							Unuse	d
70H						Sym	nbol re	gister							Unuse	d
:	SI : EV : TEST :	Stati Elec Test	c Icon tronic ( registe	regis Contr er	ter ol regi:	ster				LED For sig	gnals ol regi	ster	LED SEGS	registe S1, 2, S1, C	er 4, 5 OMS2	2

TEST : Test register

(Do not use in normal operations.)

(7) Data Write



- (1) This command writes data in the DDRAM, CGRAM or Symbol register.
- (2) When this command is executed, the Address counter is incremented by 1 automatically. This allows continuous data writing.

Data write example: The following gives an example to write a single line of data continuously.



Note: Assign an enough time greater than "tcyc" before executing the next instruction.

					Cod	e					
Command	AO	XWR	D7	D6	D5	D4	D3	D2	5	D	runction
(1) Cursor Home	0	0	0	0	0	-	*	*	*	*	Shifts the cursor to its home position.
(2) Display On/Off Control	0	0	0	0	-	~	υ	<u>م</u>	С Д	۵	Turns on or off the cursor, cursor blinking, double-size display, and data display. C=1: Cursor ON; C=0: Cursor OFF B=1: Blinking ON; B=0: Blinking OFF DC=1: Double-size display; DC=0: Normal display D=1: Display ON; D=0: Display OFF
(3) Power Save	0	0	0	-	0	0	*	*	0	PS	Turns on or off the Power Save mode and oscillator. PS=1: Power Save ON; PS=0: Power Save OFF O=1: OSC ON; O=0: OSC OFF
(4) Power Control	0	0	0	-	0	~	0	0	0	٩	Turns on or off the built-in power circuit and voltage follower capacity, and sets the amp frequency. P=1: Power circuit ON; P=0: Power circuit OFF
(5) System Reset	0	0	0	~	<del>~</del>	0	z	S2	<u></u>	9 C	Sets the use or no use of CGRAM and the display direction. N=1: 3-line display; N=0: 2-line display CG=1: Use of CGRAM; CG=0: No use of CGRAM S2=0, S1=0: Normal display S2=0, S1=1: Top and bottom reverse display S2=1, S1=0: Right and left reverse display S2=1, S1=1: 180-degree rotation display
(6) RAM Address Setup	0	0	1			ADC	<b>JRES</b>	S			Sets an address of DDRAM, CGRAM or Symbol register.
(7) RAM Write	~	0				DAT	A				Writes data in the DDRAM, CGRAM or Symbol register.
(8) NOP	0	0	0	0	0	0	0	0	0	0	This is a non-operation command.
(9) Test Mode	0	0	0	0	0	0	*	*	*	*	This is an IC chip test command. Do not use in normal operations.

Table 4 SED1225 command list

## SED1225 Series

## **BUILT-IN MEMORIES**

#### **Character Generator ROM (CGROM)**

The SED1225 contains up to 126 types of CGROMs. Each character has a  $5\times8$ -dot structure.

Tables 5 to 8 defines the SED1225D\*\* character codes. Four characters (00H to 03H) of character codes are used for the CGROM or CGRAM by the System Setup command. The SED1225's CGROM is a mask ROM and it can be used as a custom CGROM. Consult to our sales agency for details.

The CGROM versions are identified as follows: Example: SED1225D0B ↑

CGROM pattern ID

	[	0	1	2	3	4	5	6	ower 4 E 7	it of Cod	e 9	A	В	С	D	E	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
Bit of Cord	7																
Higher 4 I	8																
	9																
	A																
	в																
	с																
	D																
	E																
	F																

Table 5 SED1225DAB

Table 6 SED1225DBB

	[	0	1	2	3	4	5	6	ower 4 E 7	Bit of Cod	le 9	A	В	С	D	E	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
Bit of Cord	7																
Higher 4	8																
	9																
	A																
	в																
	с																8
	D																
	E																
	F																

	F	0	1	2	3	4	5	6	ower 4 E 7	Bit of Cod	e 9	A	В	С	D	E	F
	0																
	1																
:	2																
:	3																
	4																
	5																
,	6																
	7																
Higner 4	8																
,	9																
	Ą																
1	в																
	c																
1	D																
	E																
	F															*	

Table 7 SED1225DGB

## Character Generator RAM (CGRAM)

The SED1225 has a built-in CGRAM to program userdefined character patterns for highly flexible signal and character display.

Issue the System Setup command to use the CGRAM. The CGRAM has the 160-bit storage capacity, and it can store up to four 5×8-dot character patterns.

The following provides the relationship between CGRAM character patterns and CGRAM addresses and character codes.

Character	RAM				С	GRA	M Da	ita			Character Display	Signal Display
Code	Address		D7							D0	SEG	SEGS
00H	00H to 07H	0	*	*	*	0	1	1	1	1		
		1	*	*	*	1	0	0	0	0		
		2	*	*	*	1	0	0	0	0		
		3	*	*	*	0	1	1	1	1		
		4	*	*	*	0	0	0	0	1		
		5	*	*	*	0	0	0	0	1		
		6	*	*	*	1	1	1	1	0		
		7	*	*	*	0	0	0	0	0		
01H	08H to 0FH	8	*	*	*	0	0	1	0	0		
		9	*	*	*	0	0	1	0	0		
		Α	*	*	*	0	1	1	1	0		
		В	*	*	*	0	1	1	1	0		
		С	*	*	*	0	1	1	1	0		
		D	*	*	*	1	1	1	1	1		
		Е	*	*	*	1	1	1	1	1		
		F	*	*	*	0	0	0	0	0		

D7 to D5: Un used

D4 to D0: Character data (1 for display; 0 for no display)

The  $5\times$ 8-dot character size can also be set. To do so, use the \*7H and \*FH RAM addresses. However, the \*7H and \*FH data is reversed if the underbar cursor is used.

#### Symbol Register

The SED1225 has a built-in Symbol register to allow separate symbol setup on the display panel.

The Symbol register has the 120-bit storage capacity, and it can display 120 symbols. Also, the SED1225 contains a Blink register for every 5-dot blinking. The following provides the relationship between the Symbol register display patterns, RAM addresses and write data.



BL1 to BL24: Blinking setup (0 for no blinking; 1 for blinking)

Note: If the symbol size is 1.5 times greater than other dots, we recommend to divide and drive the SEG\* and COMS1 and COMS2 separately.

### Static Icon RAM

The SED1225 has a built-in Static Icon RAM to display a static icon separately from the dynamic icon. The Static Icon RAM has the 20-bit storage capacity, and

#### (SEGSA, B, C, D, E)

it can display 10 icons. The following provides the relationship between the static icon functions and the static icon, RAM address and write data.

Europei euro	PAM Addroso			Sta	atic Ic	on D	ata			Display
Function	RAM Address	D7							- D0	SEGSA B C D E
Display ON/OFF	20H	*	*	*	0	0	1	1	1	
Blink ON/OFF	21H	*	*	*	1	0	0	0	1	

(SEGSF, G, H, I, J)

Function		Static Icon Data								Display	
Function	RAM Address	D7							D0	SEGSA B C D E	
Display ON/OFF	22H	*	*	*	0	0	1	1	1		
Blink ON/OFF	23H	*	*	*	1	0	0	0	1		

\* : Unused

1 : Display or blinking

0 : No display or no blinking

f BLINK : 1 to 2Hz

#### **Electronic Control RAM (Register)**

The SED1225 has the electronic control functions to control LCD drive voltages and to adjust the LCD display density. One of 32-state LCD voltages can be selected when the 5-bit data is written in the Electronic

Control RAM.

The following provides the relationship between the RAM address and write data by electronic control setup.

<b>-</b>			E	lectro	onic C	Contro	ol Dat	ta		<b>.</b>	
Function	RAM Address	D7							D0	Status	VEV
Electronic	28H	*	*	*	0	0	0	0	0	0	Vreg-0
Control	-	*	*	*	0	0	0	0	1	1	$VREG-\alpha$
		*	*	*	0	0	0	1	0	2	$VREG-2\alpha$
						•				·	•
						:					
						•				•	•
		*	*	*	1	1	1	0	1	29	$VREG-29\alpha$
		*	*	*	1	1	1	1	0	30	$V$ reg-30 $\alpha$
		*	*	*	1	1	1	1	1	31	$V$ reg-31 $\alpha$
	29H	*	*	*	*	*					For test

\* : Unused

 $\alpha$  :  $\alpha$ =VREG/95 (1/4biased)

Note: Do not use address 29H as it can be used for IC chip test only.

#### LED RAM (Register)

The SED1225 has the LED drive functions to drive the LCD by controlling the XLE1 and XLE2 pins.

The following provides the relationship between the RAM address and write data by LED register setup.

Europei en		LED Register Data										
Function	RAM Address	D7				D3	D2	D1	D0			
LED ON/OFF Timer	2AH	*	*	*	*	TIM2	TIM1	LED2	LED1			

\*: Unused

The following defines the XLE1 and XLE2 pin state depending on the TIM1, TIM2, LED1 and LED2 set values.

LED Registe	er Set Value	
TIM2 TIM1	LED2 LED1	Output Status (XLE1, XLE2)
0	0	XLE = High impedance
0	1	XLE = Low
1	0	Keeps XLE low approximately 15 sec after input of Display ON command.
1	1	XLE = Low

Note: When this function is used, minimize power supply and power cable impedance to avoid IC misoperation due to large current.

## MAXIMUM ABSOLUTE RATINGS

lte	em	Symbol	Rating	Unit
Power voltage (1)		Vss	-0.6 to +0.3	V
Power voltage (2)		V5	-7.0 to +0.3	V
Power voltage (3)		V1, V2, V3, V4	V5 to +0.3	V
Input voltage		Vin	Vss-0.3 to +0.3	V
Output voltage	ge	Vo	Vss-0.3 to +0.3	V
Operating temperature		Topr	-30 to +85	°C
Storage TCP		Tata	-55 to +100	00
temperature	Bare chip	IST	-65 to +125	Ĵ



- Notes: 1. All voltages are referenced to VDD=0 V.
  - 2. The following voltage levels must always be satisfied:  $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4$ , and  $V_{DD} \ge V_{SS} \ge V_5$
  - 3. If the LSI is used beyond the maximum absolute rating, the LSI may be destroyed permanently. The LSI should meet the electric characteristics during normal operations. If not, the LSI may be malfunction or the LSI reliability may be lost.

## **DC CHARACTERISTICS**

lte	m	Symbol	C	onditions	Min.	Тур.	Max.	Unit	Pin
Davian	Operable		1/4 bias		-3.6	-3.6 -3.0 -1.7			
Power	Operable	Vee	1/5 bias		-3.6	-3.0	-2.7		Vaa
(1)	Data hold voltage	VSS			-3.6		-1.5	v	VSS
Power	Operable	V5			-6.0		-3.0	V	V5
voltage	Operable	V1, V2			$0.5 \times V_5$		Vdd	V	V1, V2
(2)	Operable	V3, V4			V5		$0.5 \times V_5$	V	V3, V4
"Hi" input v	/oltage	VIHC			$0.2 \times Vss$		Vdd	V	*2
"Lo" input	voltage	VILC			Vss		$0.8 \times V \text{dd}$	V	*2
Input leaka	age current	Li	Vin = Vdd o	r Vss	-1.0		1.0	μΑ	*2
LCD driver ON resista	r ince	Ron (LCD)	Ta=25°C ∆V=0.1V	Ta=25°C ΔV=0.1V V5=-5.0V		10	20	kΩ	COM, SEG *3
LED driver ON resista	ince	Ron (LED)	Vss=-3.0V IoL=10mA			100		Ω	XLE1, XLE2
Static curre	ent on	DDQ				0.1	5.0	μA	Vdd
		During display	V5 = -5	/; No loading Vss=–1.8V		20	30	μΑ	Vdd *4
Dynamic		During display	V5 = -5	/; No loading Vss=–3.0V		30	45	μΑ	Vdd *4
current consump-	ldd	During standby	OSC Or No loadi	i; PWR off ng;Vss=−3.0V		10	15	μΑ	Vdd
tion		During sleep	OSC Off No loadi	f; PWR off ng;Vss=–3.0V		0.1	5	μΑ	Vdd
		During fcyc=200KHz access Vss=-3.0V				150	300	μΑ	Vdd *5
Input pin capacity		CIN	Ta=25°C, f	=1MHz		8.0	10.0	pF	*3

(Vss = -3.6  to  -1.7)	′ V, Ta = -30 to	+85°C unless	otherwise	noted.)
------------------------	------------------	--------------	-----------	---------

Frame frequency	<b>f</b> FR	Ta = 25°C, Vss = -3.0V	70	100	130	Hz	*8
External clock frequency	fск			33.8		kHz	*8, *9

Reset time	t <sub>R</sub>	1.0		μs	*6
Reset pulse width	t <sub>RW</sub>	10		μs	*6
Reset start time	tres	50		ns	*7

Dynamic system:

t-in supply	Amp output voltage	V5	Ta = 25°C (during 1/4 bias)	4 × Vreg2			V	
Buil power :	Reference voltage	Vreg2	Ta = $25^{\circ}$ C (during 1/4 bias)	-1.55	-1.5	-1.45	V	

- \*1 Although the wide operating character range is guaranteed, a quick and excessive voltage variation may not be guaranteed during access by the MPU. The low-voltage data hold characteristics are valid during Sleep mode. No access by the MPU is allowed during this time.
- \*2 D0 to D5, D6 (SCL), D7 (SI), A0, RES, XCS, XWR (E), PS, IF, C86
- \*3 The resistance if a 0.1-volt voltage is supplied between the SEGn, SEGSn, COMn or COMSn output pin and each power pin (V1, V2, V3 or V4). It is defined within power voltage (2). RON =  $0.1V/\Delta I$ 
  - where,  $\Delta I$  is current that flows when the 0.1-volt voltage is supplied between the power supply and output.
- \*4 Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are operating.



- \*5 Current consumption if always written in "fcyc". The current consumption during access is roughly proportional to the access frequency (fcyc).
- \*6 The "tR" (reset time) indicates a time period from the rising edge of RES signal to the completion of internal circuit reset. Therefore, the SED1225 enters the normal operation status after "tR".
- \*7 Defines the minimum pulse width of RES signal. A pulse width greater than "trw" must be entered for reset.



All signal timings are based on 20% and 80% of Vss.

\*8 The following provides the relationship between the oscillator frequency (fosc) for built-in circuit driving and the frame frequency (fFR).

 $fosc = 13 \times 26 \times fFR$  (3-line display)

 $= 13 \times 18 \times \text{fFR}$  (2-line display)

<Reference>

```
fBLK = (1/128) \times fFR
```

\*9 Enter the waveforms in 40% to 60% duty to use an external clock instead of the built-in oscillator. If no external clock is entered, fix it to high. (Normal high)

## SIGNAL TIMING CHARACTERISTICS

(1) MPU bus write timing (80 series)



			(Ta = -30 to +8	5°C, Vss	= -3.6V	to –1.7V)
Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time Address hold time XCS setup time	A0 XCS	taws tahb tacs		60 30 0		ns
System cycle time		tcyc8	All timing must be based on	1850		ns
Write "Lo" pulse width (XWR)	XWR	tcc∟	20% and 80% of Vss.	150	_	ns
Write "Hi" pulse width (XWR)		<b>t</b> ссн		1650	—	ns
Data setup time Data hold time	D0 to D7	t <sub>DS8</sub> t <sub>DH8</sub>		50 50	_	ns

 $(Ta = -30 \text{ to } +85^{\circ}C, \text{ Vss} = -3.3 \text{V to } -2.7 \text{V})$ 

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time Address hold time XCS setup time	A0 XCS	taws tahs tacs		60 30 0		ns
System cycle time		t <sub>CYC8</sub>	All timing must be based on	1150	_	ns
Write "Lo" pulse width (XWR)	XWR	XWR tccL 20% and 80% of Vss.	100	_	ns	
Write "Hi" pulse width (XWR)		tссн		1000	_	ns
Data setup time Data hold time	D0 to D7	t <sub>DS8</sub> t <sub>DH8</sub>		20 20		ns

\*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).



\*2 "tCCL" is defined by the overlap time of XCS low level and XWR low level.

#### (2) MPU bus write timing (68 series)



(Ta = −30 to +85°C, Vss = −3.6V to −1.7V)

Item	Signal	Signal Symbol Conditions		Min.	Max.	Unit
Address setup time Address hold time XCS setup time	A0 XCS	tawe tahe tace		60 50 0		ns
System cycle time		tcyc6	All timing must be based on 20% and 80% of Vss.	1850	-	ns
Enable "Lo" pulse width (XWR)	XWR	tewl		1650	-	ns
Enable "Hi" pulse width (XWR)		tewн		150	-	ns
Data setup time Data hold time	D0 to D7	t <sub>DS6</sub> t <sub>DH6</sub>		20 80	-	ns

$(Ta = -30 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = -3.3\text{V to } -2.7\text{V})$						
Item	Signal	Symbol	Conditions	Min.	Max.	Unit
Address setup time Address hold time XCS setup time	A0 XCS	tawe tahe tace	All timing must be based on 20% and 80% of Vss.	60 30 0		ns
System cycle time		tcyc6		1150	-	ns
Enable "Lo" pulse width (XWR)	XWR	tewl		1000	-	ns
Enable "Hi" pulse width (XWR)		tewн		100	-	ns
Data setup time Data hold time	D0 to D7	t <sub>DS6</sub> t <sub>DH6</sub>		20 50		ns

\*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).



 $\ast 2$  "tewh" is defined by the overlap time of XCS low level and XWR low level.

#### (3) Serial interface



 $(Ta = -30 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = -3.6\text{V to } -1.7\text{V})$ 

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
System clock cycle SCL "Hi" pulse width SCL "Lo" pulse width	SCL	tscүc tsнw ts⊾w		3000 2850 150		ns
Address setup time Address hold time	A0	tsas tsah	All timing must be based on	50 800	_	ns
Data setup time Data hold time	SI	tsds tsdн	20% and 80% of VSS.	50 50	_	ns
CS-to-SCL time	XCS	tcss tcsн		400 2500	_	ns

 $(Ta = -30 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = -3.3\text{V to } -2.7\text{V})$ 

Item	Signal	Symbol	Conditions	Min.	Max.	Unit
System clock cycle	001	tscyc		1400	_	
SCL "Hi" pulse width	SCL	tshw tslw		1300 50	_	ns
Address setup time Address hold time	A0	tsas tsdh	All timing must be based on	50 500	_	ns
Data setup time Data hold time	SI	tsds tsdн	20% and 60% of vss.	30 30	_	ns
CS-to-SCL time	XCS	tcss tcsн		200 1500	_	ns

\*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).



## **MPU INTERFACES (REFERENCE)**

The SED1225 can be connected to the 80-series or 68series MPU. Also, it can operate with a less number of signal lines via the serial interface.

If the MPU buses and ports are set to high impedance for

a certain time due to RESET, the RESET signal must be entered in the SED1225 after the SED1225's inputs have been determined.

80-Series MPU



68-Series MPU



#### Serial Interface



## LCD CELL INTERFACE

12 columns by 3 lines, 5×8 dots + Symbols





#### 12 columns by 2 lines (N=1), 5×8 dots + Symbols

## LCD DRIVE WAVEFORMS (B WAVEFORMS)



# EXAMPLE OF INSTRUCTION SETUP (REFERENCE) Initialization

VDD-VSS power on	]
	-
Power stable	
Reset input	]
Command status - Static display control - off - Display on/off control - off - Power save - off - Power supply control - off - System setup - 3-digit display, CGRAM unused. normal display - Electronic volume - (0, 0, 0, 0, 0) - Static icon - (0, 0, 0, 0, 0) Others are undefined.	
	1
Wait for 10 microseconds or more.	
Command input: asterisked items (*) are in no particular order. <1> NOP command <2> System setup command * Electronic volume resistor set * Power save command <5> Power supply control command - P on <6> RAM address set <7> Data write	(See Note 1) (See Note 1)
Wait for 20 microseconds or more.	(See Note 2)
	1 .
Command input <8> Display on/off command input - D on (display)	(See Note 3)
Data input <9> Static icon control - Address 20H, 22H Data (*, *, *, *, *) Address 21H, 23H Data (*, *, *, *, *)	(See Note 3) (See Note 3)
End of initialization	]

## **Display Mode**



#### **Standby Mode**

(1) Setting the standby mode



#### (2) Clearing the standby mode

Standby mode					
<1> Power save command input	- PS off (power save) O on (oscillation)				
<2> Power supply control command inpu - P on O on (oscillation) - P off					
Wait for 20 micro	seconds or more.				
<3> Display on/off command input - D on (display)					
Returns to normal operation (original state).					

#### Sleep Mode

(1) Setting the Sleep mode.

End of	End of initialization				
Norm					
(Power save is cleared and oscillating circuit turns on.)					
<1> Display on/off control command	input - D off (display)				
<2> Power save icon control	- Address 20H, 22H	(See Note 3)			
	Data (0, 0, 0, 0, 0)				
	- Address 21H, 23H	(See Note 3)			
	Data (0, 0, 0, 0, 0)				
<3> Power save command input	<ul> <li>PS on (power save)</li> </ul>				
	O off (oscillating)				
<4> Power supply control command i					
<u>L</u>					
Starts th					

(2) Clearing the sleep mode



- Note 1. <6> and <7> of 15-1 indicate RAM initialization. Set the contents to be displayed in the beginning. For items not to be displayed (RAM Clear), use the following steps:
  - DD RAM write 20H (character code).
  - CG RAM write 00H (data '0').
  - Symbol register write 00H (data '0').

The RAM data is unspecified at the time of reset input (after power is turned on). If the data '0' is not written at this stage, unexpected display may occur to the unset position.

- Note 2. Defined by the rising characteristics of the power circuit, time setting varies according to the external capacity. So be sure to make confirmation by external capacity, and set this time.
- Note 3. The dynamic drive system display lamp is lit up by the display on/off command when it is on. The static icon lamp is lit by the static icon control command. So to light up the lamp simultaneously with start of display, execute the display on/off control command and static icon control within one frame.

## **OPTION LIST**

The SED 1225 has the following options. Options are available exclusively for users. Please contact our Sales Department for information.

• The following shows how to define the name of the product compatible with options:

Example: SED1225D\*B

Option compatibility column

## Specification of character generator ROM (CGROM)

The SED1225 incorporates a characters generator ROM consisting of up to 256 types of characters, with each character size featuring  $5 \times 7$  (8) dots. The SED1225 CGROM is designed as a masked ROM, and is compatible with the CGROM for exclusive use of the user. For the standard CGROM, see the Character Font Table.

#### Specifications of external clock

The SED1225 has an external clock terminal which is provided with two types of functions; fosc and  $4 \times$  fosc. Either fosc or  $4 \times$  fosc can be selected according to the user's requirements.

Built-in oscillation fosc		External clock fosc	External clock $4 \times fosc$		
Standard	0	0	×		
Optional	0	×	0		

The standard external clock specifications are set on the fosc.

Reference	(4) Case4 (Chip Rear) (COM24, etc.) (COM24, etc.) (COM22 (COM22)	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 1 (SEG-reversed) However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order.</li> </ul>
<u>:xample of</u> Mount Direction	<ul> <li>③ Case3 (Chip Front)</li> <li>③ Case3 (Chip Front)</li> <li>(COM24, etc.)</li> <li>(COM32</li> <li>(COM32</li> <li>(SED12XX</li> <li>(B0)</li> </ul>	<ul><li>System set</li><li>S = 1</li></ul>	<ul> <li>System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 0</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 0</li> </ul>
SED1220/1225/1240 Ex em Setup Depending on I	(com24, etc.) (com24, etc.) (com24, etc.) (com24, etc.) (com24, etc.) (com24, etc.) (com24, etc.)	<ul><li>O System set</li><li>S = 0</li></ul>	<ul> <li>System set</li> <li>S1 = 0</li> <li>S2 = 0</li> </ul>	<ul> <li>System set</li> <li>CS = 0</li> <li>SS = 0</li> </ul>
Sys	<ul> <li>Case1 (Chip Front) (80)</li> <li>SEG60 •••• SEG1</li> <li>COM1</li> <li>SED12XX</li> <li>COM24, etc.)</li> <li>Front</li> </ul>	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>System set</li> <li>S1 = 0</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>System set</li> <li>CS = 0</li> <li>SS = 1 (SEG-reversed)</li> <li>However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</li> </ul>
		SED1220	SED1226	2ED1540

SED1225 Series

**EPSON** 

## CAUTIONS

The following points should be noted when this Development Specification is used:

- 1. This Development Specification is subject to modification for improvement without prior notice.
- 2. This Development Specification is not intended to guarantee enforcement of industrial property and other rights, or to grant license for the use of this product. Examples of applications mentioned in this Development Specification are given for effective understanding of the product. We are not responsible for any circuit problems which might occur due to use of these examples. The size of the values appearing in the characteristics table is represented by the size of the number line.
- 3. Part or whole of this Development Specification shall not be quoted, reproduced or used for other purposes without permission of our company.

For the use of the semi-conductor, take note of the following:

"Handling cautions for light"

According to the principle of the solar battery the semiconductor characteristics are changed when exposed to light. So misoperation may occur if this IC is exposed to light.

For the single IC unit, measures against light are not yet completely taken. The board and the product where this IC is mounted must be provided with the following measures:

- (1) For designing and mounting, measures must be taken to provide the structure which ensures the light protecting properties of the IC during actual use.
- (2) In the inspection process, environmental design must be made with consideration given to the light protecting properties of the IC.
- (3) To ensure light protecting properties of the IC, consideration must be given to the surface, back and sides of the IC chip.

## SED1230 Series LCD Controller/Drivers

**Technical Manual** 

## Contents

OVERVIEW4-	1
FEATURES	1
BLOCK DIAGRAM	3
CHIP SPECIFICATION	4
DESCRIPTION OF PINS	3
FUNCTIONAL DESCRIPTION	6
COMMANDS	2
CHARACTER GENERATOR	6
ABSOLUTE MAXIMUM RATINGS	3
DC CHARACTERISTICS	4
TIMING CHARACTERISTICS	6
MPU INTERFACE (REFERENCE EXAMPLES)	9
NTERFACE TO LCD CELLS (REFERENCE)	0
LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)	1
NSTRUCTION SETUP EXAMPLE (REFERENCE ONLY)	2

## OVERVIEW

The SED1230 Series is a dot matrix LCD controller driver for character display, and can display a maximum of 48 characters, 4 user-defined characters, and a maximum of 64 symbols by means of 4-bit, 8-bit or serial data sent from a microcomputer.

A built-in character generator ROM is prepared for 256 character types, and each character font consists of  $5 \times 7$  dots. A user-defined character RAM for four characters of  $5 \times 7$  dots are incorporated, and a symbol register is also incorporated. With these, it is possible to apply this Series to display with a high degree of freedom. This Series can operate handy units with a minimum power consumption by means of its low power consumption and standby mode.

The SED1230 Series are classified into SED1230, SED1231, SED1232, and SED1233 depending on the duty of use and the number of display columns.

## FEATURES

- Built-in display RAM 48 characters + 4 user-defined characters + 64 symbols
- CG ROM (for up to 256 characters), CG RAM (4 characters), and symbol register (64 symbols)
- Number of display columns × number of lines (12 columns + 1 column for signal) × 4 lines + 52 symbols: SED1230
- (12 columns + 1 column for signal)  $\times$  3 lines + 52 symbols: SED1231

(12 columns + 1 column for signal)  $\times$  2 lines + 52 symbols: SED1232

16 columns  $\times$  2 lines + 64 symbols: SED1233

• CR oscillation circuit (on-chip C and R)

- High-speed MPU interface Interfacing with both 68 series and 80 series MPU Interfacing in 4 bits/8 bits
- Serial interface
- Character font  $5 \times 7$  dots
  - Duty ratio
     1/16 (SED1232, SED1233)

     1/22 (SED1221)
    - 1/23 (SED1231) 1/30 (SED1230)
- Simple command setting
- Built-in liquid crystal driving power circuit Power boosting circuit, power regulating circuit, voltage follower × 4
- Built-in electronic volume function
- Low power consumption
   <sup>100</sup> μA Max. (In normal operation mode:
   Including the operating current
   of the built-in power supply)
   20 μA Max. (In standby display mode)
- Power supply VDD - Vss (logic section): -2.4 V to -3.6 V VDD - V5 (liquid crystal drive section)

: -5.0 V to -11.0 V

SED1230 Series

- Wide operating temperature range Ta = -30 to 85°C
- CMOS process
- Delivery form: Chip SED123\*D\*B, SED123\*D\*E, SED123\*D\*G (Gold bump product) SED123\*D\*A, SED123\*D\*C, SED123\*D\*F (A1 pad product) TCP SED123\*T\*\*
- This IC is not designed with a protection against radioactive rays.

4-1

## SED1230 Series Chip Specifications

Product name	Duty	No. of digits indicated	No. of lines indicated		Font	VREG temper- ature slope	Chip thickness	Form at delivery
SED1230DBB	1/30	12 columns +	4 lines	Table 6	SED123*DB*	−0.17%/°C	625µm	Gold Bump Chip
		1 column for signal						
SED1230DGB	1/30	12 columns +	4 lines	Table 7	SED123*DG*	–0.17%/°C	625µm	Gold Bump Chip
		1 column for signal						
SED1230DGE	1/30	12 columns +	4 lines	Table 7	SED123*DG*	–0.17%/°C	525µm	Gold Bump Chip
		1 column for signal						
SED1230DJB	1/30	12 columns +	4 lines	Table 5	SED123*DA*	−0.04%/°C	625µm	Gold Bump Chip
		1 column for signal						
SED1230DRE	1/30	12 columns +	4 lines	Table 6	SED123*D <sub>B*</sub>	External Input	525µm	Gold Bump Chip
		1 column for signal						
SED1231DAB	1/23	12 columns +	3 lines	Table 5	SED123*DA*	–0.17%/°C	625µm	Gold Bump Chip
		1 column for signall						
SED1231DBE	1/23	12 columns +	3 lines	Table 6	SED123*D <sub>B*</sub>	–0.17%/°C	525µm	Gold Bump Chip
		1 column for signal						
SED1231DJB	1/23	12 columns +	3 lines	Table 5	SED123*Da*	–0.04%/°C	625µm	Gold Bump Chip
05540045	4/00	1 column for signal	0.11		055400 5		005	
SED1231DMB	1/23	12 columns +	3 lines	Table 5	SED123*DA*	External Input	625µm	Gold Bump Chip
		1 column for signal						
SED1232DAB	1/16	12 columns +	2 lines	Table 5	SED123*Da*	–0.17%/°C	625µm	Gold Bump Chip
		1 column for signal						
SED1232DBB	1/16	12 columns +	2 lines	Table 6	SED123*DB*	–0.17%/°C	625µm	Gold Bump Chip
05040000	4/40	1 column for signal	0.11	<b>T</b> . I. I. <b>7</b>	050400.0.	0.470//00	005	
SED1232DGB	1/16	12 columns +	2 lines	Table /	SED123*DG*	-0.17%/°C	625µm	Gold Bump Chip
	4/40	1 column for signal	O lines	Table C			005	Cald Dump Ohin
SED1232DMB	1/16	12 columns +	∠ lines	Table 5	SED123*DA*	External input	6∠5µm	Gold Bump Chip
	4/4.0		0.11.0.0	Table F	050400+0	0.470//00	505	
SED1233DAE	1/16	16 columns	2 lines	Table 5	SED123*DA*	-0.17%/°C	525µm	Gold Bump Chip
SED1233DBB	1/16	16 columns	2 lines	Table 6	SED123*DB*	-0.17%/°C	625µm	Gold Bump Chip
SED1233DBE	1/10		2 lines		SED123*DB*	-0.17%/°C	525µm	Gold Bump Chip
SED1233DGB	1/10	16 columns	2 lines	Table 7	SED123*DG*	-0.17%/°C	625µm	Cold Bump Chip
SED1233DGE	1/10		2 lines	Table 7		External Input	625um	Gold Bump Chip
	1/16	16 columns	2 lines	Table 5	SED123*DA*		625µm	AI -PAD chip
SED1233D25	1/16	16 columns	2 lines	Table 7	SED123*DB*	External Input	525µm	Gold Bump Chip
SED1233D3E	1/16	16 columns	2 lines	Table 7	SED123*DG*	-0.04%/°C	525µm	Gold Bump Chip
STR I LOODOL	.,				010120.00*	0.0170/0	SLOpin	Cora Barrip Orrip

## SED1230 Series TCP Specifications

Product name	Duty	No. of digits indicated	No. of lines indicated		Font	VREG temper- ature slope	Form at delivery
SED1230T01	1/30	12 columns +	4 lines	Table 6	SED123*DB*	−0.17%/°C	TCP, 35mm 9IP
		1 columns for signal					
SED1230TOA	1/30	12 columns +	4 lines	Table 6	SED123*DB*	–0.17%/°C	TCP, 48mm 3IP
		1 column for signal					
SED1230Tob	1/30	12 columns +	4 lines	Table 5	SED123*DA*	−0.04%/°C	TCP, 48mm 3IP
		1 column for signal					
SED1231T01	1/23	12 columns +	3 lines	Table 5	SED123*DA*	−0.04%/°C	TCP, 35mm 9IP
		1 column for signal					
SED1231T02	1/23	12 columns +	3 lines	Table 5	SED123*DA*	–0.04%/°C	TCP, 35mm 9IP
		1 column for signal					
SED1231Tob	1/23	12 columns +	3 lines	Table 5	SED123*DA*	External Input	TCP, 48mm 3IP
		1 column for signal					
SED1233T0A	1/16	16 columns	2 lines	Table 6	SED123*DB*	-0.17%/°C	TCP, 48mm 3IP
SED1233TOB	1/16	16 columns	2 lines	Table 5	SED123*DA*	–0.17%/°C	TCP, 48mm 3IP

#### **BLOCK DIAGRAM**



## CHIP SPECIFICATION



## <SED1230D\*\*>

Unit: µm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	Х	Y	No.	Name	Х	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2	l ì l	-4683		56	↓	2803	
3		-4572		57	CAP1+	3024	
4	↓	-4462		58		3134	
5	Vdd	-4242		59		3244	
6		-4132		60	★	3354	
7		-4021		61	VSSR	3592	
8	★	-3911		62		3702	
9	VSSL	-3691		63		3812	
10		-3581		64	*	3923	
11		-3470		65	VDD	4143	
12	<b>•</b>	-3360		66		4253	
13	V5	-3140		67		4363	
14		-3030		68		4474	*
15		-2919		69	(NC)	4883	-1343
16	<b>▼</b>	-2809		70	(NC)		-1233
17	V4	-2589		71	(NC)		-1123
18		-2479		72		4020	-1013
19		-2300		73		4929	-902
20		-2200		74			-100
21		-1010		75	RES		-70
22		-1800		70	COMS1		255
20	↓	-1690		78	COMS2		365
25	V2	-1453		79	COM 1		475
26		-1342		80	COM 2		585
27		-1232		81	COM 3		696
28	↓	-1122		82	COM 4		806
29	V1	-884		83	COM 5		916
30		-774		84	COM 6		1026
31		-664		85	COM 7	↓	1136
32	+	-554		86	(NC)	4947	1382
33	Vo	-316		87		4836	
34		-206		88		4726	
35		-96		89	•	4616	
36	+	14		90	COM 8	4347	
37	VR	235		91	COM 9	4237	
38		345		92	COM10	4127	
39		455		93	COM11	4017	
40	<b>♦</b>	565		94		3906	
41		003		95	COM14	3790	
42		1022		90	SEGS2	3000	
43		1023		08	SEGS2	3466	
45	CAP2-	135/		90	SEGS/	3355	
46		1464		100	SEG 1	3245	
47		1574		101	SEG 2	3135	
48	↓	1684		102	SEG 3	3025	
49	CAP2+	1905		103	SEG 4	2915	
50		2015		104	SEG 5	2804	
51		2125		105	SEG 6	2694	
52	+	2235		106	SEG 7	2584	
53	CAP1-	2473		107	SEG 8	2474	
54	↓	2583	*	108	SEG 9	2364	↓

PAD		COORDINATES		P	AD	COORDINATES	
No.	Name	X	Y	No.	Name	Х	Y
109	SEG10	2253	-1382	163	COM28	-3697	1382
110	SEG11	2143		164	COM27	-3808	
111	SEG12	2033		165	COM26	-3918	
112	SEG13	1923		160		-4028	
113	SEG14	1702		169	COM24	4130	
115	SEG16	1502		160	COM23	_4240	
116	SEG17	1482		170	(NC)	-4627	
117	SEG18	1372		171		-4738	
118	SEG19	1262		172		-4848	
119	SEG20	1151		173	↓	-4958	+
120	SEG21	1041		174	COM21	-4940	1136
121	SEG22	931		175	COM20		1026
122	SEG23	821		176	COM19		916
123	SEG24	711		177	COM18		806
124	SEG25	600		178	COM17		696
125	SEG26	490		179	COM16		585
120	SEG27	380		180	COMP3		4/5
127	SEG20	160		182	SEGS1		255
120	SEG30	49		183			200
130	SEG31	-61		184	WR		-76
131	SEG32	-171		185	CS		-186
132	SEG33	-281		186	D7		-296
133	SEG34	-391		187	D6		-406
134	SEG35	-502		188	D5		-517
135	SEG36	-612		189	D4		-627
136	SEG37	-722		190	D3		-737
137	SEG38	-832		191	D2		-847
138	SEG39	-942		192	D1	↓	-957
139	SEG40	-1053		193	DU		-1068
140	SEG42	-1273		Note 1 : I	Be sure to com	nect the pins Vs	SL and VSSR
142	SEG43	-1383		C	outside. They	are called Vss	in the
143	SEG44	-1493		f	ollowing text	descriptions.	
144	SEG45	-1604		2: 5	Set the pins of	Nos. 69 to 72 to	o the floating
145	SEG46	-1714		S	tate.		
146	SEG47	-1824					
147	SEG48	-1934					
148	SEG49	-2044					
149	SEG50	-2155					
150	SEGSI	-2265					
151	SEG52	-2375					
152	SEG54	-2405					
154	SEG55	-2706					
155	SEG56	-2816					
156	SEG57	-2926					
157	SEG58	-3036					
158	SEG59	-3146					
159	SEG60	-3257					
160	SEGS4	-3367					
161	SEGS5	-3477					
162	SEGS6	-3587	*				
# <SED1231D\*\*>

Unit: µm

P	AD	COOR	DINATES	PAD		COOR	DINATES
No.	Name	Х	Y	No.	Name	Х	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2		-4683		56	↓	2803	
3		-4572		57	CAP1+	3024	
4	★	-4462		58		3134	
5	VDD	-4242		59		3244	
6		-4132		60	<b>*</b>	3354	
7		-4021		61	VSSR	3592	
8	Vaci	-3911		62		3702	
9	VSSL	-3091		64		3012	
11		-3001		65	Vpp	3923 /1/3	
12	+	-3360		66		4253	
13	V5	-3140		67		4363	
14		-3030		68	↓	4474	↓
15		-2919		69	(NC)	4883	-1343
16	↓	-2809		70	(NC)		-1233
17	V4	-2589		71	(NC)		-1123
18		-2479		72	(NC)	+	-1013
19		-2368		73	VS1	4929	-902
20	*	-2258		74	P/S		-186
21	V3	-2021		75			-/6
22		-1910		76	RES COMS1		34
23		-1600		78	COMS1		200
24	V <sub>2</sub>	-1453		70	COM 1		475
26		-1342		80	COM 2		585
27		-1232		81	COM 3		696
28	↓	-1122		82	COM 4		806
29	V1	-884		83	COM 5		916
30		-774		84	COM 6		1026
31		-664		85	COM 7	+	1136
32	+	-554		86	(NC)	4947	1382
33	Vo	-316		87		4836	
34		-206		88		4726	
35		-96		89	004.9	4010	
30		14		90		4347	
38		345		92	COM10	4127	
39		455		93	COM11	4017	
40	+	565		94	COM12	3906	
41	Vout	803		95	COM13	3796	
42		913		96	COM14	3686	
43		1023		97	SEGS2	3576	
44	+	1133		98	SEGS3	3466	
45	CAP2-	1354		99	SEGS4	3355	
46		1464		100	SEG 1	3245	
4/		15/4		101		3025	
40		1004		102	SEG 3	2015	
50		2015		104	SEG 5	2804	
51		2125		105	SEG 6	2694	
52	↓	2235		106	SEG 7	2584	
53	CAP1-	2473		107	SEG 8	2474	
54	↓	2583	+	108	SEG 9	2364	↓

P	AD	COOR	DINATES	PAD CO		COOR	DINATES
No.	Name	Х	Y	No.	Name	Х	Y
109	SEG10	2253	1382	163	(NC)	-3697	1382
110	SEG11	2143		164		-3808	
111	SEG12	2033		165		-3918	
112	SEG13	1923		166		-4028	
113	SEG14	1013		169		-4130	
114	SEG15	1502		169		-4240	
116	SEG17	1482		170		-4339 -4627	
117	SEG18	1372		171		-4738	
118	SEG19	1262		172		-4848	
119	SEG20	1151		173	↓ ↓	-4958	↓
120	SEG21	1041		174	COM21	-4940	1136
121	SEG22	931		175	COM20		1026
122	SEG23	821		176	COM19		916
123	SEG24	711		177	COM18		806
124	SEG25	600		178	COM17		696
125	SEG26	490		179	COM16		585
126	SEG27	380		180	COM15		4/5
127	SEG28	270		181			305
120	SEG29	100		182	A0		200
120	SEG31	61		184			_76
131	SEG32	-171		185	CS		-186
132	SEG33	-281		186	D7		-296
133	SEG34	-391		187	D6		-406
134	SEG35	-502		188	D5		-517
135	SEG36	-612		189	D4		-627
136	SEG37	-722		190	D3		-737
137	SEG38	-832		191	D2		-847
138	SEG39	-942		192	D1	l I	-957
139	SEG40	-1053		193	DO	•	-1068
140	SEG41	-1163		Note 1 : 1	Be sure to con	nect the pins Vs	SL and VSSR
141	SEG42	-12/3		(	outside. They	are called Vss	in the
142	SEG43	_1303 _1493		f	ollowing text	descriptions.	
144	SEG45	-1604		2: 5	Set the pins of	Nos. 69 to 72 a	nd 163 to 169
145	SEG46	-1714		t	o the floating	state.	
146	SEG47	-1824					
147	SEG48	-1934					
148	SEG49	-2044					
149	SEG50	-2155					
150	SEG51	-2265					
151	SEG52	-2375					
152	SEG53	-2485					
153	SEG54	-2090					
154	SEG55	-2816					
156	SEG57	-2926					
157	SEG58	-3036					
158	SEG59	-3146					
159	SEG60	-3257					
160	SEGS4	-3367					
161	SEGS5	-3477					
162	SEGS6	-3587	🕴				

# <SED1232D\*\*>

Unit: µm

P/	AD	COOR	DINATES	PAD		COOR	DINATES
No.	Name	Х	Y	No.	Name	Х	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2		-4683		56	+	2803	
3		-4572		57	CAP1+	3024	
4	+	-4462		58		3134	
5	VDD	-4242		59		3244	
6		-4132		60	<b>V</b>	3354	
(		-4021		61	VSSR	3592	
8	Veel	-3911		63		3702	
10	V 33L	-3581		64	↓ ↓	3923	
11		-3470		65	Vpp	4143	
12	+	-3360		66		4253	
13	V5	-3140		67		4363	
14		-3030		68	+	4474	
15		-2919		69	(NC)	4883	-1343
16	. <b>⁺</b>	-2809		70	(NC)		-1233
1/	V4	-2589		71	(NC)		-1123
18		-2479		72		1020	-1013
20		-2300		73	P/S	4929	-186
21	V3	-2021		75	IF		-76
22		-1910		76	RES		34
23		-1800		77	COMS1		255
24	+	-1690		78	COMS2		365
25	V2	-1453		79	COM 1		475
26		-1342		80	COM 2		585
27		-1232		81			696 806
20	V1	-1122		83	COM 5		916
30		-774		84	COM 6		1026
31		-664		85	COM 7	↓ ↓	1136
32	+	-554		86	(NC)	4947	1382
33	Vo	-316		87		4836	
34		-206		88		4726	
35		-96		89		4616	
30		14		90		4347	
38		235		92	COM10	4237	
39		455		93	COM11	4017	
40		565		94	COM12	3906	
41	Vout	803		95	COM13	3796	
42		913		96	COM14	3686	
43		1023		97	SEGS2	3576	
44	+	1133		98	SEGS3	3466	
45	CAP2-	1354		99	SEGS4	3355	
40		1404 1574		100	SEG 1	3135	
48	↓	1684		102	SEG 3	3025	
49	CAP2+	1905		103	SEG 4	2915	
50		2015		104	SEG 5	2804	
51		2125		105	SEG 6	2694	
52	*	2235		106	SEG 7	2584	
53	CAP1-	2473		107	SEG 8	2474	
54	★	2583	V	108	SEG 9	2364	♥

SED1230 Series

P	AD	COOR	DINATES	PAD COO		COOR	DINATES
No.	Name	Х	Y	No.	Name	Х	Y
109	SEG10	2253	1382	163	(NC)	-3697	1382
110	SEG11	2143		164		-3808	
111	SEG12	2033		165		-3918	
112	SEG13	1923		166		-4028	
113	SEG14	1013		169		-4130	
114	SEG15	1502		169		_4240 _/1350	
116	SEG17	1482		170		-4627	
117	SEG18	1372		171		-4738	
118	SEG19	1262		172		-4848	
119	SEG20	1151		173	↓ ↓	-4958	↓
120	SEG21	1041		174	COM14	-4940	1136
121	SEG22	931		175	COM13		1026
122	SEG23	821		176	COM12		916
123	SEG24	711		177	COM11		806
124	SEG25	600		178	COM10		696
125	SEG26	490		179	COM 9		585
126	SEG27	380		180			4/5
127	SEG28	270		181			305
120	SEG29	100		183			200
130	SEG31	-61		184			-76
131	SEG32	-171		185	CS		-186
132	SEG33	-281		186	D7		-296
133	SEG34	-391		187	D6		-406
134	SEG35	-502		188	D5		-517
135	SEG36	-612		189	D4		-627
136	SEG37	-722		190	D3		-737
137	SEG38	-832		191	D2		-847
138	SEG39	-942		192	D1	↓	-957
139	SEG40	-1053		193	D0	,	-1068
140	SEG41	-1103		Note 1 : 1	Be sure to com	nect the pins Vs	SL and VSSR
141	SEG42 SEG43	-1273		(	outside. They	are called Vss	in the
143	SEG44	-1493		f	ollowing text	descriptions.	
144	SEG45	-1604		2: 5	Set the pins of	Nos. 69 to 72 a	nd 163 to 169
145	SEG46	-1714		t	to the floating	state.	
146	SEG47	-1824					
147	SEG48	-1934					
148	SEG49	-2044					
149	SEG50	-2155					
150	SEG51	-2265					
151	SEG52	-23/5					
152	SEG53	-2400					
154	SEG54	-2090					
155	SEG56	-2816					
156	SEG57	-2926					
157	SEG58	-3036					
158	SEG59	-3146					
159	SEG60	-3257					
160	SEGS4	-3367					
161	SEGS5	-3477					
162	SEGS6	-3587	🕇				

# <SED1233D\*\*>

Unit: µm

P	AD	COOR	DINATES	PAD		COOR	DINATES
No.	Name	Х	Y	No.	Name	Х	Y
1	(NC)	-4793	-1371	55	CAP1-	2693	-1371
2		-4683		56	+	2803	
3		-4572		57	CAP1+	3024	
4	+	-4462		58		3134	
5	VDD	-4242		59		3244	
6		-4132		60	*	3354	
/		-4021		61	VSSR	3592	
8	Vool	-3911		62		3702	
10	V 35L	-3581		64		3012	
11		-3470		65	Vpp	4143	
12	↓	-3360		66		4253	
13	V5	-3140		67		4363	
14		-3030		68	↓	4474	↓
15		-2919		69	(NC)	4883	-1343
16	+	-2809		70	(NC)		-1233
17	V4	-2589		71	(NC)		-1123
18		-2479		12	(NC)	4000	-1013
19		-2368		73	VS1	4929	-902
20		-2200		74	IF		-100
22		-1910		76	RES		34
23		-1800		77	COMS1		255
24	+	-1690		78	COMS2		365
25	V2	-1453		79	COM 1		475
26		-1342		80	COM 2		585
27		-1232		81	COM 3		696
28	<b>*</b>	-1122		82	COM 4		806
29	V1	-884		83			910
31		-774 -664		85	COM 7	ļ	1020
32		-554		86	(NC)	4947	1382
33	Vo	-316		87		4836	
34		-206		88		4726	
35		-96		89	↓	4616	
36	+	14		90	SEG 1	4347	
37	VR	235		91	SEG 2	4237	
38		345		92	SEG 3	4127	
39		455		93	SEG 4	4017	
40	Vout	202		94	SEG S	3706	
42		913		96	SEG 7	3686	
43		1023		97	SEG 8	3576	
44	↓	1133		98	SEG 9	3466	
45	CAP2-	1354		99	SEG10	3355	
46		1464		100	SEG11	3245	
47		1574		101	SEG12	3135	
48	<b>*</b>	1684		102	SEG13	3025	
49	CAP2+	1905		103	SEG14	2915	
51		2015		104	SEG15	2604	
52	↓	2235		106	SEG17	2584	
53	CAP1-	2473		107	SEG18	2474	
54	↓	2583	+	108	SEG19	2364	↓

P	AD	COOR	DINATES	PAD		COOR	DINATES
No.	Name	X	Y	No.	Name	Х	Y
109	SEG20	2253	1382	163	SEG74	-3697	1382
110	SEG21	2143		164	SEG75	-3808	
111	SEG22	2033		165	SEG76	-3918	
112	SEG23	1923		166	SEG//	-4028	
113	SEG24	1702		169	SEG70	4130	
114	SEG26	1502		160	SEG80	_4240 _/1350	
116	SEG27	1482		170	(NC)	-4627	
117	SEG28	1372		171		-4738	
118	SEG29	1262		172		-4848	
119	SEG30	1151		173	↓	-4958	+
120	SEG31	1041		174	COM14	-4940	1136
121	SEG32	931		175	COM13		1026
122	SEG33	821		176	COM12		916
123	SEG34	711		177	COM11		806
124	SEG35	600		178	COM10		696
125	SEG36	490		179			585
120	SEG37	380		180			4/5
127	SEG30	160		182	SEGS1		255
120	SEG40	49		183			200
130	SEG41	-61		184	WR		-76
131	SEG42	-171		185	CS		-186
132	SEG43	-281		186	D7		-296
133	SEG44	-391		187	D6		-406
134	SEG45	-502		188	D5		-517
135	SEG46	-612		189	D4		-627
136	SEG47	-722		190	D3		-737
137	SEG48	-832		191	D2		-847
138	SEG49	-942		192	D1	↓	-957
139	SEG50	-1053		193	DU		-1068
140	SEG52	-1273		Note 1 : E	Be sure to com	nect the pins Vs	SL and VSSR
142	SEG53	-1383		C	utside. They	are called Vss	in the
143	SEG54	-1493		f	ollowing text	descriptions.	
144	SEG55	-1604		2: S	Set the pins of	Nos. 69 to 72 to	o the floating
145	SEG56	-1714		S	tate.		
146	SEG57	-1824					
147	SEG58	-1934					
148	SEG59	-2044					
149	SEG60	-2155					
150	SEG61	-2265					
151	SEG02	-2375					
152	SEG64	-2405					
154	SEG65	-2706					
155	SEG66	-2816					
156	SEG67	-2926					
157	SEG68	-3036					
158	SEG69	-3146					
159	SEG70	-3257					
160	SEG71	-3367					
161	SEG72	-3477					
162	SEG73	-3587	*				

# **DESCRIPTION OF PINS**

## **Power Pins**

Pin name	I/O	Description	Q'ty
Vdd	Power supply	Logic + power pin. Also used as MPU power pin Vcc.	2
Vss	Power supply	Logic – power pin. Connected to the system GND.	2
V0, V1	Power supply	Multi-level power supply for liquid crystal drive.	6
V2, V3		The voltage determined in the liquid crystal cell is resistance-	
V4, V5		divided or impedance-converted by operational amplifier, and the	
		resultant voltage is applied.	
		The potential is determined on the basis of VDD and the following	
		equation must be respected.	
		$VDD = V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$	
		$VDD \ge VSS \ge V5 \ge VOUT$	
		When the built-in power supply is ON, the following voltages are	
		given to pins V1 to V4 by built-in power circuit:	
		$V_1 = 1/5 V_5$	
		$V_2 = 2/5 V_5$	
		$V_3 = 3/5 V_5$	
		$V4 = 4/5 V_5$	
VS1	0	Power supply voltage output pin for oscillating circuit.	1
		Don't connect this pin to an external load.	

# **LCD Power Circuit Pins**

Pin name	I/O	Description	Q'ty				
CAP1+	0	Capacitor positive side connecting pin for boosting.					
		This pin connects the capacitor with pin CAP1					
CAP1-	0	Capacitor negative side connecting pin for boosting.	1				
		This pin connects a capacitor with pin CAP+.					
CAP2+	0	Capacitor positive side connecting pin for boosting.	1				
		This pin connects a capacitor with pin CAP2					
CAP2-	0	Capacitor negative side connecting pin for boosting.	1				
		This pin connects a capacitor with pin CAP2+.					
Vout	0	Output pin for boosting. This pin connects a smoothing capacitor	1				
		with Vss pin.					
VR	I	Voltage regulating pin. This pin gives a voltage between VDD and	1				
		V5 by resistance-division of voltage.					

# Pins for System Bus Connection

Pin name	I/O	Description Q					
D7 (SI) D6 (SCL) D5 ~ D0	I	8-bit input data bus. These pins are connected to a 8-bit or 16-bit standard MPU data bus. When P/S = "Low", the D7 and D6 pins are operated as a serial data input and a serial clock input respectively.					
		P/SD7D6D5 ~ D0 $\overline{CS}$ A0"Low"SISCL— $\overline{CS}$ A0"High"D7D6D5 ~ D0 $\overline{CS}$ A0					
A0	I	<ul> <li>When P/S = "Low," be sure to fix D5 to D0 to "High" or "Low."</li> <li>Usually, this pin connects the least significant bit of the MPU address bus and identifies a data command.</li> <li>0 : Indicates that D0 to D7 are a command.</li> <li>1 : Indicates that D0 to D7 are display data.</li> </ul>	1				
RES	Ι	In case of a 68 series MPU, initialization can be performed by changing RES []. In case of an 80 series MPU, initialization can be performed by changing []. A reset operation is performed by edge sensing of the RES signal. An interface type for the 68/80 series MPU is selected by input level after initialization. "L" : 68 series MPU interface "H" : 80 series MPU interface	1				
CS	I	Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the "Low" level, this pin is enabled.	1				
WR (E)	Ι	<when 80="" an="" connecting="" mpu="" series=""> Active "Low". This pin connects the WR signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the WR signal. When P/S = "Low," be sure to fix the WR signal to "High" or "Low." <when 68="" a="" connecting="" mpu="" series=""> Active "High". This pin becomes an enable clock input of the 68 series MPU.</when></when>	1				
P/S	I	This pin switches between serial data input and parallel data input.P/SChip SelectData/CommandDataSerial Clock"High"CSA0D0~D7-"Low"CSA0SISCL	1				
IF	I	Interface data length select pin for parallel data input. "High": 8-bit parallel input "Low": 4-bit parallel input When P/S = "Low", connect this pin to VDD or Vss.	1				

# Liquid Crystal Drive Circuit Signals

SED1230, SED1231, SED1232

Pin name	I/O	Description	Q'ty
COM1~ COM28	0	Common signal output pin (for characters)	28
COMS1~ CMOS3	ο	Common signal output pin (except for characters) CMOS1: Common output for static drive. In the standby mode only, a Vss amplitude is output. CMOS2, CMOS3: Common output for symbol display	3
SEG1~ SEG60	0	Segment signal output pin (for characters)	60
SEGS1~ SEGS6	ο	Segment signal output pin (except for characters) SEGS1: Segment output for static drive. In the standby mode only, a Vss amplitude is output. SEGS2, SEGS6: Segment output for signal output	7

## SED1233

Pin name	I/O	Description	Q'ty
COM1~ COM14	0	Common signal output pin (for characters)	14
COMS1~ CMOS3	ο	Common signal output pin (except for characters) CMOS1: Common output for static drive. In the standby mode only, a Vss amplitude is output. CMOS2, CMOS3: Common output for symbol display	3
SEG1~ SEG80	0	Segment signal output pin (for characters)	80
SEGS1	0	Segment signal output pin (except for characters) SEGS1: Segment output for static drive. In the standby mode only, a Vss amplitude is output.	1

## FUNCTIONAL DESCRIPTION

#### **MPU Interface**

#### Selection of interface type

In the SED1230 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting "High" or "Low" as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

P/S	Туре	CS	A0	WR	SI	SCL	D0~D7
"High"	Parallel Input	CS	A0	WR	—	_	D0~D7
"Low"	Serial Input	CS	A0	—	SI	SCL	

Table 1

Parallel Input

In the SED1230 Series, when parallel input is selected (P/S = "High"), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either "High" or "Low" is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.

Selection between 8 bits and 4 bits is performed by command.

RES input polarity	Туре	A0	WR	CS	D0~D7
□, active	68 series	A0	Е	CS	D0~D7
☐ active	80 series	A0	WR	CS	D0~D7

#### Table 2

#### Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then perform writing.

#### Serial interface (P/S = "Low")

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status (CS = "Low").

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL). At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed. The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = "High", it is regarded as display data. When A0 = "Low", it is regarded as a command.

The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection. Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length. We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.



#### Identification of data bus signals

The SED1230 series identifies data bus signals, as shown in Table 3, by combinations of A0 and  $\overline{WR}$  (E).

Common	68 series	80 series	Eurotien
A0	E	WR	Function
1	1	0	Writing to RAM and symbol register
0	1	0	Writing to internal register (command)

Table 3

#### Chip select

The SED1230 series has a chip select pin  $(\overline{CS})$ . Only when  $\overline{CS} = \text{``Low''}$ , MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the  $\overline{CS}$  status.

#### **Power Circuit**

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the SED1230 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Boosting circuit	Voltage regulat- ing circuit	Voltage follower	External voltage input	Boosting system pin
	0	0	0	—	
Note 1	×	0	0	Vout	OPEN
Note 2	×	×	0	V5 = VOUT	OPEN
Note 3	×	×	×	V1, V2, V3, V4, V5	OPEN

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the VOUT pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.

Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V3, V4 and V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.

#### **Triple boosting circuit**

When a capacitor is connected between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between Vss pin and VOUT pin respectively, the potential between the VDD pin and Vss pin is boosted triple and output to the VOUT pin. In case of double boosting, remove the capacitor between CAP2+ and CAP2- in connection for triple boosting operation and strap between CAP2- and



#### Potential during double boosting

#### Voltage regulating circuit

The voltage regulation circuit regulates the boosted voltage developed at Vout. It outputs the regulated LCD driving voltage at the V5 terminal. An internal resistor can be inserted into the regulation circuit feedback loop providing the following voltage levels at the V5 terminal.

When V5 is required to be different than the above case, leave the internal feedback resistor out of the circuit. V5 can be regulated within a range of |V5| < |VOUT|. It may be calculated by the following formula:

$$V_5 = (1 + \frac{R_b}{R_a}) \bullet V_{REG}$$

Wherein, VREG is the constant voltage source inside the SED1230 Series and the voltage is constant at VREG = 3.1V. The voltage regulation VREG = 2.1V (TYP.) in option 1, and VREG = VSS in option 2. Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed resistors R1 and R3 and a variable resistor R2.

Example 1:

Condition:  $I(R1, R2, R3) \le 5\mu A$   $V_5 = -6 \text{ to } -8V$ 

Vout pin. Then, a double boosted output can be obtained from the Vout pin (CAP2-).

The boosting circuit uses a signal from the oscillator output.

Accordingly, it is necessary that the oscillating circuit must be in operation. The potential relationship of boosting is shown below.





The voltage regulator circuit carries a temperature gradient of about -0.17% °C under VREG outputs (standard specification), about -0.04% °C (option). When any other temperature gradient is required, connect a thermistor in series to the output voltage regulating register.

Since the VR terminal has a high input impedance, it is necessary to take noise suppression measures such as shortening the input wiring and shielding the wiring run.



• Voltage Regulation Circuit Using Electronic Contrast Control Register

The contrast control register controls the liquid crystal driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts the contrast of the liquid crystal display (see section 1-22).

The commands provide 4-bits of voltage level data to the electronic volume control register. This provides for the selection of 16 different voltage levels for the liquid crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage regulation circuit using electronic control commands. For reference information, when the electronic volume control registor value is at (1, 1, 1, 1), the constant current value becomes: IREF  $\Rightarrow$  3.65uA.

[An exemplary constant setting when the electronic volume control function is being used]



- Determining the V5 voltage setting range by the electronic volume control Liquid crystal driving voltage V5: max. -6V ~ min. -8V V5 variable voltage range: 2V
- (2) Determining the Rb
  - Rb = V5 variable voltage range/ IREF (IREF  $\equiv 3.65\mu$ A Constant current) = 2V/3.65 $\mu$ A
    - = 548KΩ
- (3) Determining the Ra

 $R_a = \frac{V_{REG}}{(V_5 \text{ voltage setting max - } V_{REG}) / R_b}$  (Use absolute values for V\_{REG} and V\_5 voltage settings.)

$$=\frac{3.1V}{(6V-3.1V)/548K\Omega}$$

 $= 585 \mathrm{K}\Omega$ 

(4) Regulating the Ra

Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra value to the optimum contrast.

Since IREF is a simplified constant voltage source, fluctuations upto  $\pm$  40% must be taken into consideration, as a dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is:  $\Delta$  IREF  $\approx$  -0.037µA/°C. Determine the R<sub>a</sub> and R<sub>b</sub> for the using LCD panel in consideration of the above dispersion and the variation by the temperature.

When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG and IREF, use a variable registor as  $R_a$  and perform optimum contrast adjustment according to the above item (4) with each IC chip.

When the electronic volume control function is not being used, set the electronic volume control register to (0, 0, 0, 0) using the RES signal or the electronic volume control register setting command.

#### Liquid crystal voltage generating circuit

The V5 potential is resistance-divided inside the IC so that V1, V2, V3 and V4 potentials are generated for liquid crystal drive.

Furthermore, the V1, V2, V3 and V4 are impedanceconverted by voltage follower and the then supplied to



When an external power regulator is used (The built-in power regulator is not used)

Vss

CAP1+

CAP1-

CAP2+

CAP2-

Vout

V5

Vr

V1

V2

Vз

V4

V5

VDD, VO

SED123\*D\*\*

C1

C1 C1

External

power regulator the liquid crystal drive circuit.

The liquid crystal drive voltage is fixed to 1/5 bias.

As shown in the diagrams below, the capacitor (C2) for voltage stabilization must be externally connected to the V1 to V5 pins of liquid crystal power pins.







C2

We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

When a built-in power supply is not used



## Low Power Consumption Mode

The SED1230 Series is provided with the standby mode and sleep mode with the object of low power consumption when the unit is in the standby state.

© Standby Mode

The standby mode is turned on and off by power save command.

In the standby mode only, static display is enabled by CMOS1 and SEGS1.

1. Liquid crystal display output

COM1 ~ COM28, COMS2, COMS3	:	VDD level
SEG1 ~ SEG60, SEGS2 ~ SEGS6	:	VDD level
COMS1, SEGS1	:	Lighting is
		enabled by
		static drive

Perform display control using CMOS1 and SEGS1 by static display control command.

- DD RAM, CG RAM and symbol register Written contents do not change and are stored regardless of whether the standby mode is turned on or off.
- 3. In the operation mode, the status precedent to execution of the standby mode is held.

The internal circuit for dynamic display output stops. 4. Oscillating circuit

For static display, the oscillating circuit must be ON.

#### © Sleep Mode

After the power circuit and oscillating circuit are turned off by command and the power save command is ex-

ecuted, the sleep mode is set. This mode permits reducing current consumption nearly to the static current value.

- Liquid crystal display output COM1 ~ COM28, COMS2, COMS3 : VDD level SEG1 ~ SEG60, SEGS2 ~ SEGS6 : VDD level COMS1 ~ SEGS1 : VDD level
- DD RAM, CG RAM and symbol register Written contents do not change and are stored regardless of whether the sleep mode is turned on or off.
- 3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits stops.
- 4. Power circuit and oscillating circuit Turn off the built-in power supply and oscillating circuit by power save command and power control command.

## **Reset Circuit**

When the RES input goes active, this LSI enters the initialization status.

© Initialization status

- 1. Static display control
- SD0, SD1 = 0: Display OFF
- 2. Display ON/OFF control

C	=	0	: Cursor OFF
В	=	0	: Blink OFF

- DC = 0 : Double cursor OFF
  - D = 0 : Display OFF
- 3. Power save O = 0 : Oscillating circuit OFF
  - PS = 0 : Power save OFF
- 4. Power control
- VC = 0 : Voltage regulating circuit OFF VF = 0 : Voltage follower OFF P = 0 : Boosting circuit OFF
- 5. System set CG = 0 : Not use of CG RAM

As described in 6.1 MPU Interface, the RES pin is connected to the MPU reset pin and performs initialization concurrently with the MPU.

Regarding the reset signal, a pulse of at least 10  $\mu$ s or more active level must be input as described in 9. DC Characteristics. Usually, the operation status is started in 1  $\mu$ s from the edge of the RES signal.

In the SED1230 Series where the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

After the RES pin goes active, each register is cleared and set to the above set status.

Unless initialization is performed by the RES pin when a power supply voltage is applied, the clear disable status may be provided.

## COMMANDS

Table 4 shows a command list. In the SED1230 Series, each data bus signal is identified by a combination of A0 and  $\overline{WR}$  (E).

Command interpretation and execution are performed by only internal timing. This permits high-speed processing.

•	Outline	of	Commands
---	---------	----	----------

Command type	Command name	A0	WR
Display control	Cursor Home	0	0
instruction	Static Display Control	0	0
	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
	Electronic Volume	0	0
	Register Set		
Address control	Address Set	0	0
instruction			
Data input	Data Write	1	0
instruction			

The execution time of each instruction is determined by the internal processing time of the SED1230 Series. Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (tcyc) and execute the next instruction.

## • Outline of Commands

#### (1) Cursor Home

This command presets the address counter to 30H. When the cursor is displayed, this command moves it to column 1 of line 1.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	*	*	*	*

\* : Don't Care

(2) Static Display Control

This command selects display or non-display of static display symbol, and blink ON or OFF. This command is effective in the standby mode only.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	*	*	SD1	SD0
							*	: Dor	't Ca

\*.D(

SD1, SD2 = 0, 0 : Display OFF 0, 1 : Blink (1 ~ 2 Hz) SD1, SD2 = 1, 0 : Blink (3 ~ 4 Hz)

1, 1 : All Display ON

- (3) Display ON/OFF Control This command performs display and cursor setting.
- Note: Control the symbols that are driven by COMS1 and SEGS1, by the Static Display Control command.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	С	В	DC	D

D	$= 0 \\ 1$	: Display OFF : Display ON
DC	= 0 1	: Double cursor OFF : Double cursor ON
В	= 0 1	: Cursor blink OFF : Cursor blink ON

In the blink state, display characters in normal video and display characters in monochrome reverse video are displayed alternately. The repetition cycle of alternate display is about 1 second.

```
C = 0 : Non-display of cursor
1 : Display of cursor
```

The relationship between C and B registers and cursor display is shown in the following table.

С	В	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Display in monochrome reverse video
1	1	Alternate display of display charac ters in normal video and display characters in monochrome reverse video

The cursor display position corresponds to the position indicated by address counter.

Accordingly, to move the cursor, change the address counter value by the RAM Address Set command or auto increment by writing RAM data.

If the address counter is set at the symbol register position with (C, B) = (1, 0), symbols can be caused to blink selectively.

(4) Power Save

0

This command is used to control the oscillating circuit and set and reset the standby mode or sleep mode.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	*	*	0	PS

\* : Don't Care

PS	= 0	: Power save OFF (reset)
	1	: Power save ON (set)

- = 0 : Oscillating circuit OFF (stop of oscillation)
  - 1 : Oscillating circuit ON (oscilla tion)
- (5) Power Control This command is used to control the operation of the built-in power circuit.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	Р

- P = 0 : Boosting circuit OFF 1 : Boosting circuit ON
- Note: To operate the boosting circuit of the SED1230 Series, the oscillating circuit must be in operation.
- VF = 0 : Voltage follower OFF 1 : Voltage follower ON
- VC = 0 : Voltage regulating circuit OFF 1 : Voltage regulating circuit ON
- (6) System Set

This command set the use or non-use of display lines and CG RAM.

Execute this command first after turning on the power supply or after resetting.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	1	0	0	N2	N1	*	PS	
							* :	Dor	n't Ca	re
CG		= 0	) :	Non	-use	of C	G RA	AM		
		1	:	Use	of C	G R	AM			
N2		N1								
0		C	) :	2 lin	nes					
0		1	. :	3 lir	nes					
1		C	) :	4 lin	nes					

- (7) Electronic Volume Register Set
  - This command controls the liquid crystal driving voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply, thereby adjusting the gradation of liquid crystal display.

When data is set in the 4-bit register, the liquid crystal driving voltage can take one of 16 voltage states.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	1	MSB	*	*	LSB

Hex	Code

MSB			LSB	V5	Iref	
0	0	0	0	Small	0.0 μΑ	
			:	:	:	
			:	:	:	
1	1	1	1	Large	About	3.65 µA

When the electronic volume function is not used, set (A3, A2, A1, A0) = (0, 0, 0, 0).

#### (8) RAM Address Set

This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DDRAM address set by this command.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1		Ā	ADD	RES	S		

- The settable address length is ADDRESS = 00H to 7FH.
- ② Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

#### RAM Map (SED1230, SED1231, SED1232)

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0 0 H		С	G R	ΑΜ	(00	H)		_		С	G R	ΑΜ	(01	H)		Ι
10H		С	GR	ΑΜ	(02	H)		_		С	GR	ΑΜ	(03	H)		-
2 0 H							ι	Jnuse	d							
3 0 H			D	DRAM	line 1									ι	Jnuse	b
4 0 H			D	DRAM	line 2			Fo	r signa	als —					"	
50H			D	DRAM	line 3										"	
60H			D	DRAM	line 4										"	
7 0 H			Sy	mbol ı	registe	ər									"	

: Unused

For signals : Output from SEGS2 to SEGS6.

#### RAM Map (SED1233)

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0 0 H		С	G R	ΑΜ	(00	H)		_		С	G R	ΑΜ	(01	H)		_
1 0 H		С	GR	ΑΜ	(02	H)		—		С	GR	ΑΜ	(03	H)		—
20H							ι	Jnuse	d							
3 0 H							DE	DRAM	line 1							
4 0 H							DE	DRAM	line 2							
50H							DE	DRAM	line 3							
60H							DE	DRAM	line 4							
7 0 H							Sy	mbol ı	egiste	er						

(9) Data Write

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0				DA	TA			

- ① This command writes data into the DD RAM, CG RAM or symbol register.
- ② After this command is executed, the address counter is automatically incremented by 1. This permits writing data in succession.

<Example of Data Writing>

The following is an example of writing one-line data into the DD RAM in succession.



-: Unused

Commond	Code								Function		
Command	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*	Moves the cursor to the home position.
(2) Static Display Control	0	0	0	0	1	0	*	*	SD S	D0	Sets the display mode of static display symbol SD1, SD0 = 0, 0 (display OFF), 0, 1 (1 - 2 Hz blink), 1, 0 ( 3 4 Hz blink), 1, 1 (all display ON)
(3) Display ON/OFF Control	0	0	0	0	1	1	С	В	DC	D	Sets cursor ON/OFF (C), cursor blink ON//OFF (B), double cursor ON/OFF (DC) and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF) DC = 1 (double cursor ON) 0 (double cursor OFF), D = 1 (display ON) D = 0 (display OFF)
(4) Power Save	0	0	0	1	0	0	*	*	0	PS	Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)
(5) Power Control	0	0	0	1	0	1	0	VC	VF	Р	Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)
(6) System Set	0	0	0	1	1	0	N2	N1	*	CG	Sets the use or non-use of CG RAM and display lines (N2, N1). CG = 1 (use of CG RAM) 0 (non-use of CG RAM), N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)
(7) Electronic Volume Register	0	0	0	1	1	1	MS	SB	L	SB	Sets the electronic volume register value.
(8) RAM Address Set	0	0	1			AD	DRI	ESS			Sets the DD RAM, CG RAM or symbol register address.
(9) RAM Write	1	0				DA	TA				Writes data into the DD RAM, CG RAM or symbol register address.
(10) NOP	0	0	0	0	0	0	0	0	0	0	Non-operation command
(11) Test Mode	0	0	0	0	0	0	1	0	1	0	Command for IC chip test. Don't use this command.

# Table 4 SED1230 Series Command List

# CHARACTER GENERATOR

# Character Generator ROM (CG ROM)

The SED1230 Series is provided with a character generator ROM consisting of a up to 256-type characters. Each character size is  $5 \times 7$  dots.

Table 5 shows a character code table of the SED1230 Series.

The 4 characters of character codes 00H to 03H are set by the System Set command to specify for which of CG ROM and CG RAM they are to be used. The CG ROM of the SED1230 Series is a mask ROM and compatible with the user-dedicated CG ROM. Please ask us for further information of it.

Regarding changed CG ROM, it is defined in product name as follows:

(Example) S E D 1 2 3 0 D <u>0</u> B

Digit for CG ROM pattern change

## SED123\* DA\*



	[							L	ower 4 E	it of Cod	е						
-		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
Bit of Cord	7																
Higher 4	8																
	9																
	A																
	в																
	с																
	D																
	E																
	F																

## SED123\* DB\*

								L	ower 4 E	Bit of Coo	le						
		0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	0																
	1																
	2																
	3																
	4																
	5																
	6																
· Bit of Cord	7																
Higher 4	8																
	9																
	A																
	в																
	с																
	D																
	E																
	F																

## SED123\* DG\*



# Character Generator RAM (CG RAM)

The SED1230 Series is provided with a CG RAM that permits user-programming character patterns so that they can be displayed with a high degree of freedom for signal display.

Before using the CG RAM, select the use of CG RAM by the System Set command.

The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of  $5 \times 7$  dots can be registered.

The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.

Character code	RAⅣ	l dat	a (cł	nara	cter	patte	ern)	Display			
Character code	RAIM address		D7							- D0	
00H	00H~06H	0	*	*	*	0	1	1	1	1	
02H	10H~16H	1	*	*	*	1	0	0	0	0	
		2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
01H	08H~0EH	8	*	*	*	0	0	1	0	0	
03H	18H~1EH	9	*	*	*	0	0	1	0	0	
		Α	*	*	*	0	1	1	1	0	
		В	*	*	*	0	1	1	1	0	
		С	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		Е	*	*	*	1	1	1	1	1	
			Ū	nuse	be		nara	cter	data		

1: Display

0: Non-display

## Symbol Register

The SED1230 Series is provided with a symbol register that permits displaying each symbol so that symbol display may be performed on the screen.

The capacity of the symbol register is 64 bits. In case of 12 digits, 48 symbols can be displayed. In case of 16 digits, 64 symbols can be displayed.

The relationship among symbol register display patterns, RAM addresses and write data is shown below.

#### (1) SED1230, SED1231, SED1232



DAM 11				S	ymbo	ol Bit	s			
RAM address		D7							D0	
	0	*	*	*	27	1	28	2	*	
70H~7CH	1	*	*	*	29	3	30	4	*	E
	:					:				1
	В	*	*	*	49	23	50	24	*	C
	С	*	*	*	51	25	52	26	*	]

Bit I: Display ): Not display

## (2) SED1233



DAMadalasa				S	ymbo	ol Bit	ts			
RAM address		D7	D6	D5	D4	D3	D2	D1	D0	Bit
	0	*	*	*	33	1	34	2	*	1: Display
70H~7FH	1	*	*	*	35	3	36	4	*	0: Not display
	:					:				
	Е	*	*	*	61	29	62	30	*	
	F	*	*	*	63	31	64	32	*	

Notes	1:	If the symbol segment size is 1.5 times or more
		greater than the other dots, it is recommended to be
		divided into COMS2 and COMS3 and driven
		separately.

2: The segments other than symbol display must not be crossed through COMS2 or COMS3. The COMS3 symbol register must be set to all zeros if crossing.

# **ABSOLUTE MAXIMUM RATINGS**

Item		Symbol	Standard value	Unit
Power supply voltage	(1)	Vss	-6.0~+0.3	V
Power supply voltage	(2)	V5	-12.0~+0.3	V
Power supply voltage	(3)	V1, V2, V3, V4	V5~+0.3	V
Input voltage		Vin	Vss-0.3~+0.3	V
Output voltage		Vo	Vss-0.3~+0.3	V
Operating temperature	е	Topr	-30~+85	°C
Storage temperature	TCP	Tatr	-55~+100	°C
	Bare chip	I Str	-65~+125	U



- Notes: 1. All the voltage values are based on VDD = 0 V.
  - 2. For voltages of V1, V2, V3 and V4, keep the condition of  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$  and  $VDD \ge VSS \ge V5 \ge VOUT$  at all times.
  - 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

# DC CHARACTERISTICS

VDD = 0 V, Vss = -3.6 V to -2.4 V, Ta = -30 to  $85^{\circ}C$  unless otherwise specified.

		ltom	Symbol		Condition	min	ty n	mov	Unit	Applicable pip
Davis		Decommonded	Symbol		CONUMENT	26	1.yp		V	
POWE	er F	Recommended	1/22			-3.0	-3.0	-2.4	V	VSS
supp	ly no (1)	Operation	VSS			5.5	2.0	24		*1
Volla	ge (1)	Operable				-0.0	-3.0	-2.4	M	
Powe	er	Recommended	N/-			-8.0		-5.0	V	V5
supp	iy ~~ (2)	Operation	V5			11.0		4.5		*0
volta	ge (z)	Operable	1/4 1/0			-11.0		-4.5	V	
		Operable	V1, V2			0.0×V5			V	V1, V2
Lline	laval in		V3, V4					0.4×V5	V	V3, V4
Hign-		iput voitage	VIHC			0.2×VSS		VDD	V	*3
LOW-	ievei in	put voitage	VILC			VSS	4.0	0.8×VSS	V *0	-3
Input	leakag	e current		VIN = VDD or VS	<u>ss-1.0</u>		1.0	μΑ	<u>^3</u>	0014050
LC di	river Ol	N resistance	RON	Ta=25°C ∆V=0.1V	V5=-7.0V		20	40	KΩ	COM,SEG *4
Statio	c currer	nt consumption	Iddq				0.1	5.0	μA	Vdd
Dyna	mic cu	rrent	Idd	Display state	$V_5 = -7 V$ without load			100	μA	Vdd *5
consi	umptio	ı		Standby state	Oscillation ON,			20	μA	Vdd *6
				Sleep state	Oscillation OFF, Power OFF			5	μA	Vdd
				Access state	fcvc=200KHz			500	uА	VDD *7
Fram	e freau	encv	fFR	Ta=25°C	Vss=-3.0V	70	100	130	Hz	*11
Input	pin ca	pacity	CIN	Ta=25°C	f=1MHz		5.0	8.0	pF	*3
Rese	t time		tR			10			211	*8
Rese	t pulse	width	tRW			10			115	*9
Rese	t start f	ime	tRES			50			ns	*9
	Input	voltage	Vss			-3.6		-2.4	V	*10
	Boost	er output voltage	Vout	Double boosting	g state	-7.2			V	Vout
<u>&gt;</u>				Triple boosting	state	-10.8				
ddn	Voltag	je follower	V5			-11.0		-4.5	V	
ers	opera	ting voltage								
wod u	Refer	ence voltage	Vreg	Ta = 25°C		-3.5	-3.1	-2.7	V	*12
ilt-ir	Refer	ence voltage		Ta – 25°C		-24	_2 1	_1.8	V	*12
Bu	(optio	n 1)		10 - 20 0		2.1	2.1		v	
	Refer	ence voltage	VREG(VSS)	Ta = 25°C		Vss	Vss	Vss	V	*12
	(optio	n 2)								

- \*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.
- \*2: The operating voltage range is applicable to the case where an external power supply is used.
- \*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, <del>CS</del> <del>WR</del> (E), P/S, IF
- \*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEGn, SEGSn, COMn or COMSn, and each power pin (V1, V2, V3 or V4). It is specified in the range of operating voltage (2).

 $Ron = 0.1 V / \Delta I$ 

( $\Delta$ I: Current flowing when 0.1 V is applied between the power and output)

\*5: Character "

display. This is applicable to the

case where no access is made from the MPU and the built-in power circuit and oscillating circuit are in operation.

- \*6: This is applicable to the case where the built-in power circuit is OFF and the oscillating circuit is in operation in the standby mode.
- \*7: Current consumption when data is always written by fcyc.

The current consumption in the access state is almost proportional to the access frequency ( $f_{cyc}$ ). When no access is made, only IDD (I) occurs.

- \*8: tR (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the SED123\* usually enters the operating state after tR.
- \*9: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than tRW is entered.
- \*10:When operating the boosting circuit, the power supply Vss must be used within the input voltage range.

\*11: The fosc frequency of the oscillator circuit for internal circuit drive may differ from the fBST boosting clock on some models. The following provides the relationship between the fosc frequency, fBST boosting clock, and fFR frame frequency.

 $\begin{array}{l} \text{fosc} = (\text{No. of digits}) \times (1/\text{Duty}) \times \text{fR} \\ \text{fBST} = (1/2) \times (1/\text{No. of digits}) \times \text{fosc} \\ \text{Example: The SED1230 has 13 digits of display} \\ \text{and } 1/30 \text{ duty.} \\ \text{fosc} = 13 \times 30 \times 100 = 39 \text{ kHz} \\ \text{fBST} = (1/2) \times (1/13) \times 39 \text{ K} = 1.5 \text{ kHz} \end{array}$ 

\*12: The VREG reference voltage has the temperature characteristics of approximately -0.17%/°C (standard specifications). An optional model having the temperature characteristics of approximately -0.04%/°C is also available. The voltage of power supply terminal VSS can be selected as the reference power supply as an option without using the reference voltage inside the IC. In this case, however, a regulator is used for the external power supply (VDD – VSS). The voltage accuracy of V5 depends on that of the regulator used. The CGROM modification rules apply to the optional models.



All signal timings are based on 20% and 80% of Vss signals.

# TIMING CHARACTERISTICS

(1) System Bus Write Characteristic I (80 series MPU)



[Vss = -3.6 V to -2.4 V, Ta = -30 to 85°C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	t AH8		30		ns
Address setup time		t AW8		60		ns
System cycle time	WR	t CYC8	Vss = -3.0	500		ns
			-2.7	550		
			-2.4	650		
Control pulse width (WR)		t cc	Vss = -3.0	100		ns
			-2.7	120		
			-2.4	150		
Data setup time	D0 ~ D7	t DS8		100		ns
Data hold time		t DH8		50		ns

\*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*2: Every timing is specified on the basis of 20% and 80% of Vss.

\*3: For A0 and  $\overline{CS}$ , the same time is not required. Input signals so that A0 and  $\overline{CS}$  may satisfy tAW8 and tAH8 respectively.





[Vss = -3.6 V to -2.4 V]	Ta = $-30$ to $85^{\circ}$ C unless	otherwise specified]
--------------------------	-------------------------------------	----------------------

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, CS	t CYC6	Vss = -3.0	500		ns
			-2.7	550		
			-2.4	650		
Address setup time		t AW6		60		
Address hold time		t AH6		30		ns
Data setup time	D0 ~ D7	t DS6		100		ns
Data hold time		t DH6		50		ns
Enable pulse width	E	t ew	Vss = -3.0	100		ns
			-2.7	120		
			-2.4	150		

\*1: tCYC6 denotes the cycle of the E signal in the  $\overline{CS}$  active state. tCYC6 must be reserved after  $\overline{CS}$  becomes active.

\*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*3: Every timing is specified on the basis of 20% and 80% of Vss.

\*4: For A0 and  $\overline{CS}$ , the same timing is not required. Input signals so that A0 and  $\overline{CS}$  may satisfy tAW6 and tAH6 respectively.

## (3) Serial Interface



[Vss = -3.6 V to -2.4 V, Ta = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tscyc	Vss = -3.0	700		ns
			-2.7	800		ns
			-2.4	1000		ns
SCL "H" pulse width		tshw		300		ns
SCL "L" pulse width		tsLW		300		ns
Address setup time	A0	tSAS		50		ns
Address hold time		tSAH	Vss = -3.0	350		ns
			-2.7	400		ns
			-2.4	500		ns
Data setup time	SI	tsds		50		ns
Data hold time		<b>t</b> SDH		50		ns
CS-SCL time	CS	tcss		150		ns
		tCSH	Vss = -3.0	550		ns
			-2.7	650		ns
			-2.4	700		ns

\*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*2: Every timing is specified on the basis of 20% and 80% of Vss.

# MPU INTERFACE (REFERENCE EXAMPLES)

The SED1230 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the SED1230 Series can be operated by less signal lines.

## 80 Series MPU











4-39

# **INTERFACE TO LCD CELLS (REFERENCE)** 12 columns by 2 lines, 5 × 7-dot matrix segments and symbols



System Setup

N2	N1		
0	0		

# LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)



# **INSTRUCTION SETUP EXAMPLE (REFERENCE ONLY)**

(1) Initial setup

VDD-Vss power ON	]
Power regulation	]
Input of reset signal	]
Command status • Static display control : Off • Display on/off control : Off • Power save : Off • Power control : Off • System reset : CG=0 • Others are undefined.	
Waiting for 10 µsec or more	]
Command input: (Asterisk indicates any command sequence.) (1) System setup command (*) Static display control command (Valid in Standby mode only) (*) Display on/off control command • D: On (Display) (*) Electronic volume register setup • Data: (0, 0, 0, 0) (*) Power save command • PS: Off (Power save) • O: On (Oscillation) (6) RAM address setup (7) Data writing	(Note 1) (Note 1)
Waiting for 20 msec or more	]
Command input (8) Power control commands • P, VF, VC: On	
Command input: (9) Electronic volume register setup • Data: Appropriate value	
End of initialization	]

(2) Display mode

End of initialization

Input of RAM (data) write command

Display of written data

Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).

- DDRAM: Write the 20H data (character code).
- CGRAM: Write the 00H data (null data).
- Symbol register: Write the 00H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.
(3-1) Selecting the Standby mode



Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

(4-1) Selecting the Sleep mode



Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

#### (4-2) Releasing the Sleep mode

(3-2) Releasing the Standby mode

# SED1234/35 Series LCD Controller/Drivers

**Technical Manual** 

# Contents

OVERVIEW	5–1
FEATURES	5–1
BLOCK DIAGRAM	5–2
CHIP SPECIFICATION	5–3
DESCRIPTION OF PINS	5–8
FUNCTIONAL DESCRIPTION	5–11
COMMANDS	5–17
CHARACTER GENERATOR	5–21
ABSOLUTE MAXIMUM RATINGS	5–27
DC CHARACTERISTICS	5–28
TIMING CHARACTERISTICS	
MPU INTERFACE (REFERENCE EXAMPLES)	5–33
INTERFACE TO LCD CELLS (REFERENCE)	
LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)	

# OVERVIEW

The SED1234, 1235 Series is a dot matrix LCD controller driver for character display, and can display a maximum of 48 characters, 4 user-defined characters, and a maximum of 48 symbols by means of 4-bit, 8-bit or serial data sent from a microcomputer.

A built-in character generator ROM is prepared for 256 character types, and each character font consists of  $5 \times 7$  dots. A user-defined character RAM for four characters of  $5 \times 7$  dots are incorporated, and a symbol register is also incorporated. With these, it is possible to apply this Series to display with a high degree of freedom. This Series can operate handy units with a minimum power consumption by means of its low power consumption and sleep mode.

SED1234, and 1235 depending on the duty of use and the number of display columns.

# FEATURES

- Built-in diplay RAM 48 characters + 4 user-defined characters + 48 symbols
- CG ROM (for up to 256 characters), CG RAM (4 characters), and symbol register (48 symbols)
- Number of display columns × number of lines (12 columns + 2 segment for signal) × 4 lines + 48 symbols: SED1234 (12 columns + 2 segment for signal) × 2 lines + 48 symbols: SED1235
- ČR oscillation circuit (on-chip C and R)

- High-speed MPU interface Interfacing with both 68 series and 80 series MPU Interfacing in 4 bits/8 bits
- Serial interface
- Character font  $5 \times 7$  dots
- Duty ratio 1/16 (SED1235)
  - 1/30 (SED1234)
- Simple command setting
- Built-in liquid crystal driving power circuit Power boosting circuit, power regulating circuit, voltage follower × 4
- Built-in electronic volume function
  - Low power consumption 100 µA Max. (In normal operation mode: Including the operating current of the built-in power supply)
- Power supply
  - VDD VSS (logic section): -2.4 V to -3.6 V VDD - V5 (liquid crystal drive section) : -5.0 V to -8.0 V
- Wide operating temperature range Ta = -30 to 85°C
- CMOS process
- (Pad Pitch)
- COB assemble 126 µm min.
- Delivery form: Chip SED123\*D\*A, SED123\*D\*C, SED123\*D\*F
- This IC is not designed with a protection against radioactive rays.

#### SED1230 Series (SED1234, SED1235) Chip Specifications

Product name	Duty	No. of digits indicated	No. of lines indicated		Font	VREG temper- ature slope	Chip thickness	Form at delivery
SED1234DBA	1/30	12 columns +	4 lines	Table 6	SED123*DB*	−0.17%/°C	625µm	AL-PAD chip
		2 segment for signal						
SED1235DAA	1/16	12 columns +	2 lines	Table 5	SED123*DA*	−0.17%/°C	625µm	AL-PAD chip
		2 segment for signal						
SED1235DAB	1/16	12 columns +	2 lines	Table 6	SED123*DB*	–0.17%/°C	625µm	AL-PAD chip
		2 segment for signal						
SED1235DGA	1/16	12 columns +	2 lines	Table 7	SED123*DG*	–0.17%/°C	625µm	AL-PAD chip
		2 segment for signal						
SED1235D2C	1/16	12 columns +	2 lines	Table 7	SED123*DG*	External Input	525µm	AL-PAD chip
		2 segment for signal						

## **BLOCK DIAGRAM**



# **CHIP SPECIFICATION**



SED1234D**	1/30 duty
SED1235D <sub>***</sub>	1/16 duty
$\uparrow$	
#1 C	olumn for CG ROM pattern change

Chip size:	$10.23 \times 3.11 \text{ mm}$
Pad pitch:	126 µm (Min.)
Chip thickness:	$625 \pm 25 \mu m (\text{SED123} \text{*} \text{D} \text{*} \text{A})$
	$525 \pm 25 \mu m (\text{SED123} \text{*D} \text{*C})$

1) A1 pad specification

Pad size: A 91  $\mu$ m × 90  $\mu$ m B 114  $\mu$ m × 114  $\mu$ m

# <SED1234D\*\*> (1/2)

Unit: µm

PAD		COORDINATES		PAD		COORDINATES	
No.	Name	Х	Y	No.	Name	Х	Y
1	Vdd	-4077	-1371	55	SEG15	2106	1406
2	Vssl	-3526		56	SEG16	1979	
3	V5	-2975		57	SEG17	1852	
4	V4	-2424		58	SEG18	1725	
5	V3	-1855		59	SEG19	1598	
6	V2	-1287		60	SEG20	1471	
7	V1	-719		61	SEG21	1345	
8	V0	-151		62	SEG22	1218	
9	VR	400		63	SEG23	1091	
10	VOUT	968		64	SEG24	964	
11	CAP2-	1519		60	SEG25	837	
12		2070		67	SEG20	710	
13		2030		68	SEG27	004 457	
14		3757		60	SEG20	407	
16	V SSR Von	1308		70	SEG30	203	
10		4300		71	SEG31	76	
18	(NC)	4883		72	SEG32	-51	
19	(NC)	4883		73	SEG33	-177	
20	(NC)	4883		74	SEG34	-304	
21	Vs1	4929		75	SEG35	-431	
22	P/S	4924		76	SEG36	-558	
23	IF	4924		77	SEG37	-685	
24	RES	4924		78	SEG38	-812	
25	COMS2	4950		79	SEG39	-938	
26	COM1	4950		80	SEG40	-1065	
27	COM2	4950		81	SEG41	-1192	
28	COM3	4950		82	SEG42	-1319	
29	COM4	4950		83	SEG43	-1446	
30	COM5	4950		84	SEG44	-1572	
31	COM6	4950		85	SEG45	-1699	
32	COM7	4950		86	SEG46	-1826	
33	COM8	4896		87	SEG47	-1953	
34		4769		88	SEG48	-2080	
30	COM11	4042		09	SEG49	-2207	
30	COM12	4010		90	SEG50	-2333	
38	COM12	4300		02	SEG52	-2400	
39	COM14	4135		93	SEG53	-2714	
40	SEGS2	4008		94	SEG54	-2841	
41	SEG1	3881		95	SEG55	-2968	
42	SEG2	3754		96	SEG56	-3094	
43	SEG3	3627		97	SEG57	-3221	
44	SEG4	3501		98	SEG58	-3348	
45	SEG5	3374		99	SEG59	-3475	
46	SEG6	3247		100	SEG60	-3602	
47	SEG7	3120		101	SEGS6	-3729	
48	SEG8	2993		102	COM28	-3855	
49	SEG9	2866		103	COM27	-3982	
50	SEG10	2740		104	COM26	-4109	
51	SEG11	2613		105	COM25	-4236	
52	SEG12	2486		106		-4363	1405
53 54	SEG13	2309		107		-40/9	1405
54	SEG14	2232	*	IUØ	GOIVIZZ	-4000	1405

# <SED1234D\*\*> (2/2)

P	٩D	COOR	DINATES
No.	Name	Х	Y
109	COM21	-4933	1405
110	COM20	-49 <u>6</u> 4	1094
111	COM19		966
112	COM18		839
113	COM17		712
114	COM16		584
115	COM15		457
116	COMS3		330
117	A0		202
118	WR		75
119	CS		-52
120	D7		-180
121	D6		-307
122	D5		-434
123	D4		-562
124	D3		-689
125	D2		-816
126	D1		-943
127	D0	↓	-1071

Note 1 : Set the pin (NC) to the floating state. 2 : Be sure to connect the pins VSSL and VSSR outside. They are called Vss in the following text descriptions.

SED1234/35 Series

# <SED1235D\*\*> (1/2)

Unit: µm

# <SED1235D\*\*> (2/2)

P	AD	COORDINATES		
No.	Name	X	Y	
109	COM14	-4933	1405	
110	COM13	-49 <u>6</u> 4	1094	
111	COM12		966	
112	COM11		839	
113	COM10		712	
114	COM9		584	
115	COM8		457	
116	COMS3		330	
117	<u>A0</u>		202	
118	WR		75	
119	CS		-52	
120	D7		-180	
121	D6		-307	
122	D5		-434	
123	D4		-562	
124	D3		-689	
125	D2		-816	
126	D1		-943	
127	D0	♦	-1071	

Note 1 : Set the pin (NC) to the floating state.2 : Be sure to connect the pins VSSL and VSSR outside. They are called VSS in the following text descriptions.

SED1234/35 Series

# **DESCRIPTION OF PINS**

## **Power Pins**

Pin name	I/O	Description	Q'ty
Vdd	Power supply	Logic + power pin. Also used as MPU power pin Vcc.	2
Vss	Power supply	Logic – power pin. Connected to the system GND.	2
V0, V1	Power supply	Multi-level power supply for liquid crystal drive.	6
V2, V3		The voltage determined in the liquid crystal cell is resistance-	
V4, V5		divided or impedance-converted by operational amplifier, and the	
		resultant voltage is applied.	
		The potential is determined on the basis of VDD and the following	
		equation must be respected.	
		$VDD = V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge V5, VDD \ge VSS \ge V5 \ge VOUT$	
		When the built-in power supply is ON, the following voltages are	
		given to pins V1 to V4 by built-in power circuit:	
		$V_1 = 1/5 V_5$	
		$V_2 = 2/5 V_5$	
		$V_3 = 3/5 V_5$	
		$V_4 = 4/5 V_5$	
VS1	0	Power supply voltage output pin for oscillating circuit.	1
		Don't connect this pin to an external load.	

#### **LCD Power Circuit Pins**

Pin name	I/O	Description	Q'ty
CAP1+	0	Capacitor positive side connecting pin for boosting.	1
		This pin connects the capacitor with pin CAP1	
CAP1-	0	Capacitor negative side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP+.	
CAP2+	0	Capacitor positive side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP2	
CAP2-	0	Capacitor negative side connecting pin for boosting.	1
		This pin connects a capacitor with pin CAP2+.	
Vout	0	Output pin for boosting. This pin connects a smoothing capacitor	1
		with VSS pin.	
Vr	I	Voltage regulating pin. This pin gives a voltage between VDD and	1
		V5 by resistance-division of voltage.	

# Pins for System Bus Connection

Pin name	I/O	Description Q		
D7 (SI) D6 (SCL) D5 ~ D0	I	8-bit input data bus. These pins are connected to a 8-bit or 16-bit standard MPU data bus. When P/S = "Low", the D7 and D6 pins are operated as a serial data input and a serial clock input respectively.		
		P/SD7D6D5 ~ D0 $\overline{CS}$ A0"Low"SISCL— $\overline{CS}$ A0"High"D7D6D5 ~ D0 $\overline{CS}$ A0		
AO	I	When P/S = "Low," be sure to fix D5 to D0 to "High" or "Low."Usually, this pin connects the least significant bit of the MPU addressbus and identifies a data command.0 : Indicates that D0 to D7 are a command.1 : Indicates that D0 to D7 are display data.	1	
RES	I	In case of a 68 series MPU, initialization can be performed by changing RES □. In case of an 80 series MPU, initialization can be performed by changing <u>1</u> . A reset operation is performed by edge sensing of the RES signal. An interface type for the 68/80 series MPU is selected by input level after initialization. "L" : 80 series MPU interface "H" : 68 series MPU interface	1	
CS	I	Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the "Low" level, this pin is enabled.	1	
WR (E)	I	<when 80="" an="" connecting="" mpu="" series=""> Active "Low". This pin connects the WR signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the WR signal. When P/S = "Low," be sure to fix the WR signal to "High" or "Low." <when 68="" a="" connecting="" mpu="" series=""> Active "High". This pin becomes an enable clock input of the 68 series MPU.</when></when>	1	
P/S	I	This pin switches between serial data input and parallel data input.P/SChip SelectData/CommandDataSerial Clock"High"CSA0D0~D7-"Low"CSA0SISCL	1	
IF	I	Interface data length select pin for parallel data input. "High": 8-bit parallel input "Low": 4-bit parallel input When P/S = "Low", connect this pin to Vpp or Vss	1	

# Liquid Crystal Drive Circuit Signals

SED1234

Pin name	I/O	Description	Q'ty
COM1~	0	Common signal output pin (for sharastars)	20
COM28	0	Common signal output pin (for characters)	20
COMS2,	0	Common signal output pin (except for characters)	2
CMOS3		CMOS2, CMOS3: Common output for symbol display	2
SEG1~	0	Comment aigned output him (for charactere)	60
SEG60	0	Segment signal output pin (for characters)	60
SEGS2,	0	Segment signal output pin (except for characters)	2
SEGS6	0	SEGS2, SEGS6: Segment output for signal output	2

SED1235

Pin name	I/O	Description	Q'ty
COM1~	0	Common signal output pin (for characters)	14
COM14	0	COM8~COM14:W output	(21)
COMS2,	0	Common signal output pin (except for characters)	2
CMOS3	0	CMOS2, CMOS3: Common output for symbol display	2
SEG2~	0	Segment signal output nin (for characters)	60
SEG60	0	Segment signal output pin (for characters)	60
SEGS2,	0	Segment signal output pin (except for characters)	2
SEGS6	0	SEGS2, SEGS6: Segment output for signal output	2

# FUNCTIONAL DESCRIPTION

#### **MPU Interface**

#### Selection of interface type

In the SED1234, SED1235, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting "High" or "Low" as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

Table 1

P/S	Туре	CS	A0	WR	SI	SCL	D0~D7
"High"	Parallel Input	CS	A0	WR	_	—	D0~D7
"Low"	Serial Input	CS	A0	—	SI	SCL	—

Parallel Input

In the SED1234, SED1235, when parallel input is selected (P/S = "High"), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either "High" or "Low" is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.

Selection between 8 bits and 4 bits is performed by command.

RES input polarity	Туре	A0	WR	CS	D0~D7
High-to-low active	68 series	A0	E	CS	D0~D7
Low-to-high active	80 series	A0	WR	CS	D0~D7

#### Table 2

#### Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.



Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then perform writing.

#### Serial interface (P/S = "Low")

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status (CS = "Low").

When no chip is selected, the shift register and counter are reset to the initial status.

Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL). At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed. The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = "High", it is regarded as display data. When A0 = "Low", it is regarded as a command.

The A0 input is read in and identified at the rise of the  $8 \times n$ -th clock of Serial Clock (SCL) after chip selection. Fig. 1 shows a timing chart of the serial interface.

Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length. We recommend the user to perform an operation check with a real machine.

We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.



#### Identification of data bus signals

The SED1234, SED1235 series identifies data bus signals, as shown in Table 3, by combinations of A0 and  $\overline{WR}$  (E). Table 3

Common	68 series	80 series	Function				
A0	) E WR		Function				
1	1	0	Writing to RAM and symbol register				
0	1	0	Writing to internal register (command)				

#### Chip select

The SED1234, SED1235 series has a chip select pin  $(\overline{CS})$ . Only when  $\overline{CS} = \text{`Low''}$ , MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the  $\overline{CS}$  status.

#### **Power Circuit**

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive. The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.

The power circuit incorporated in the SED1234, SED1235 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

	Boosting circuit	Voltage regulat- ing circuit	Voltage follower	External voltage input	Boosting system pin
	0	0	0	_	
Note 1	×	0	0	Vout	OPEN
Note 2	×	×	0	V5 = VOUT	OPEN
Note 3	×	×	×	V1, V2, V3, V4, V5	OPEN

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the VOUT pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.

Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V3, V4 and V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.

#### Triple boosting circuit

When a capacitor is connected between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between Vss pin and VOUT pin respectively, the potential between the VDD pin and Vss pin is boosted triple and output to the VOUT pin. In case of double boosting, remove the capacitor between CAP2+ and CAP2- in connection for triple boosting operation and strap between CAP2- and



#### Potential during double boosting

#### Voltage regulating circuit

The voltage regulation circuit regulates the boosted voltage developed at Vout. It outputs the regulated LCD driving voltage at the V5 terminal. An internal resistor can be inserted into the regulation circuit feedback loop providing the following voltage levels at the V5 terminal.

When V5 is required to be different than the above case, leave the internal feedback resistor out of the circuit. V5 can be regulated within a range of |V5| < |VOUT|. It may be calculated by the following formula:

$$V_5 = (1 + \frac{R_b}{R_a}) \bullet V_{REG} \dots$$

Wherein, VREG is the constant voltage source inside the SED1230 Series and the voltage is constant at VREG = 3.1V. Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed resistors R1 and R3 and a variable resistor R2.



$$\begin{array}{ll} \mbox{Setting:} & \mbox{R1+R2+R3} = 8V/5\mu A = 1.6M\Omega \\ & \mbox{8V} = (1+Rb/Ra) \ 3.0V \ Rb/Ra = 1.67 \\ & \mbox{6V} = (1+Rb/Ra) \ 3.0V \ Rb/Ra = 1 \end{array} \right\} \ \cdots \ \left\{ \begin{array}{l} \mbox{R1} = 600 K\Omega \\ \mbox{R2} = 200 K\Omega \\ \mbox{R3} = 800 K\Omega \end{array} \right.$$

VOUT pin. Then, a double boosted output can be obtained from the VOUT pin (CAP2-).

The boosting circuit uses a signal from the oscillator ourput.

Accordingly, it is necessary that the oscillating circuit must be in operation. The potential relationship of boosting is shown below.



Potential during triple boosting

The voltage regulator circuit carries a temperature gradient of about -0.17%/°C under VREG outputs. When any other temperature gradient is required, connect a thermistor in series to the output voltage regulating register.

Since the VR terminal has a high input impedance, it is necessary to take noise suppression measures such as shortening the input wiring and shielding the wiring run.



• Voltage Regulation Circuit Using Electronic Contrast Control Register

The contrast control register controls the liquid crystal driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts the contrast of the liquid crystal display (see section 1-22).

The commands provide 4-bits of voltage level data to the electronic volume control register. This provides for the selection of 16 different voltage levels for the liquid crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage regulation circuit using electronic control commands. For reference information, when the electronic volume control registor value is at (1, 1, 1, 1), the constant current value becomes: IREF=  $3.65\mu$ A.

[An exemplary constant setting when the electronic volume control function is being used]



- Determining the V5 voltage setting range by the electronic volume control Liquid crystal driving voltage V5: max. -6v ~ min. -8V V5 variable voltage range: 2V
- (2) Determinig the Rb
  - $R_b = V_5 \text{ variable voltage range/ IREF}$  $= 2V/3.65 \mu A$  $= 548 K \Omega$
- (3) Determining the Ra

 $R_{a} = \frac{V_{REG}}{(V_{5} \text{ voltage setting max - } V_{REG}) / R_{b}} (Use absolute values for V_{REG} and V_{5} \text{ voltage settings.})$ 

$$=\frac{3.1\mathrm{V}}{(6\mathrm{V}-3.1\mathrm{V})/548\mathrm{K}\Omega}$$

 $= 585 \mathrm{K}\Omega$ 

(4) Regulating the Ra

Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra value to the optimum contrast.

Since IREF is a simplified constant voltage source, fluctuations upto  $\pm 40\%$  must be taken into consideration, as a dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is :  $\Delta$  IREF = -0.037 $\mu$ A/°C. Determine the R<sub>a</sub> and R<sub>b</sub> for the using LCD panel in consideration of the above dispersion and the variation by the temperature.

When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG and IREF, use a variable registor as Ra and perform optimum contrast adjustment according to the above item (4) with each IC chip.

When the electronic volume control function is not being used, set the electronic volume control register to (0, 0, 0, 0) using the RES signal or the electronic volume control register setting command.

#### Liquid crystal voltage generating circuit

The V5 potential is resistance-divided inside the IC so that V1, V2, V3 and V4 potentials are generated for liquid crystal drive.

Furthermore, the V1, V2, V3 and V4 are impedanceconverted by voltage follower and the then supplied to



When an external power regulator is used (The built-in power regulator is not used)



the liquid crystal drive circuit.

The liquid crystal drive voltage is fixed to 1/5 bias.

As shown in the diagrams below, the capacitor (C2) for voltage stabilization must be externally connected to the V1 to V5 pins of liquid crystal power pins.





#### When a built-in power supply is not used



Reference setting values: C

C1: 0.1 - 4.7 μF C2: 0.1 μF We recommend the user to set the optimum values to capacitors C1 and C2 according to the panel size watching the liquid crystal display and drive waveforms.

#### Low Power Consumption Mode

The SED1234, SED1235 Series is provided with the standby mode and sleep mode with the object of low power consumption when the unit is in the standby state.

#### • Sleep Mode

After the power circuit and oscillating circuit are turned off by command and the power save command is executed, the sleep mode is set. This mode permits reducing current consumption nearly to the static current value.

- 1. Liquid crystal display output COM1 ~ COM28, COMS2, COMS3 : VDD level SEG1 ~ SEG60, SEGS2, SEGS6 : VDD level
- DD RAM, CG RAM and symbol register Written contents do not change and are stored regardless of whether the sleep mode is turned on or off.
- 3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits stops.
- Power circuit and oscillating circuit Turn off the built-in power supply and oscillating circuit by power save command and power control command.

## **Reset Circuit**

When the RES input goes active, this LSI enters the initialization status.

1.	Display Ol	N/0	FF c	control
	С	=	0	: Cursor OFF
	В	=	0	: Blink OFF
	DC	=	0	: Double cursor OFF
	D	=	0	: Display OFF
2.	Power save	e		
	0	=	0	: Oscillating circuit OFF
	PS	=	0	: Power save OFF
3.	Power con	trol		
	VC	=	0	: Voltage regulating circuit OFF
	VF	=	0	: Voltage follower OFF
	Р	=	0	: Boosting circuit OFF
4.	System set			
	CG	=	0	: No use of CG RAM

As described in 6.1 MPU Interface, the RES pin is connected to the MPU reset pin and performs initialization concurrently with the MPU.

Regarding the reset signal, a pulse of at least 10  $\mu$ s or more active level must be input as described in 9. DC Characteristics. Usually, the operation status is started in 1  $\mu$ s from the edge of the RES signal.

In the SED 1230 Series where the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

# COMMANDS

Table 4 shows a command list. In the SED1230 Series, each data bus signal is identified by a combination of A0 and  $\overline{WR}$  (E).

Command interpretation and execution are performed by only internal timing. This permits high-speed processing.

•	Outline	of	Commands
---	---------	----	----------

Command type	Command name	A0	WR
Display control	Cursor Home	0	0
instruction	Display ON/OFF Control	0	0
Power control	Power Save	0	0
	Power Control	0	0
	Electronic Volume	0	0
	Register Set		
Address control	Address Set	0	0
instruction			
Data input	Data Write	1	0
instruction			

The execution time of each instruction is determined by the internal processing time of the SED1230 Series. Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (tcyc) and execute the next instruction.

#### • Outline of Commands

(1) Cursor Home

This command presets the address counter to 30H. When the cursor is displayed, this command moves it to column 1 of line 1.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	1	*	*	*	*	
* : Don't Care										

- Display ON/OFF Control (2)This command performs display and cursor setting.
- Note: Control the symbols that are driven by COMS1 and SEGS1, by the Static Display Control command.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	С	В	DC	D
D		= 0 1	:	Disp Disp	olay ( olay (	OFF ON			
DC		= 0	:	Dou	ble c	ursoi	OF	F	

: Double cursor ON

= 0

В

С

: Cursor blink ON 1

: Cursor blink OFF

In the blink state, display characters in normal video and display characters in monochrome reverse video are displayed alternately.

The repetition cycle of alternate display is about 1 second.

The relationship between C and B registers and cursor display is shown in the following table.

С	В	Cursor display
0	0	Non-display
0	1	Non-display
1	0	Display in monochrome reverse
		video
1	1	Alternate display of display charac
		ters in normal video and display
		characters in monochrome reverse
		video

The cursor display position corresponds to the position indicated by address counter.

Accordingly, to move the cursor, change the address counter value by the RAM Address Set command or auto increment by writing RAM data.

If the address counter is set at the symbol register position with (C, B) = (1, 0), symbols can be caused to blink selectively.

(3) Power Save

This command is used to control the oscillating circuit and set and reset sleep mode.

	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	
	0	0	0	1	0	0	*	*	0	PS	
	* : Don't Care										
PS $= 0$ : Power save OFF (reset)											

		· · · ·
1 :	Power save	e ON (set)

- 0 = 0: Oscillating circuit OFF (stop of oscillation)
  - : Oscillating circuit ON (oscilla 1 tion)

#### (4) Power Control

This command is used to control the operation of the built-in power circuit.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	1	0	VC	VF	Р

Р	= 0	: Boosting circuit OFF
	1	: Boosting circuit ON

Note: To operate the boosting circuit the oscillating circuit must be in operation.

VF	= 0 1	: Voltage follower OFF : Voltage follower ON

VC	= 0	: Voltage regulating circuit OFF
	1	: Voltage regulating circuit ON

(5) System Set

This command set the use or non-use of display lines and CG RAM.

Execute this command first after turning on the power supply or after resetting.

										-	
A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0	1	0	0	N2	N1	*	PS		
							*	: Dor	n't Ca	are	
CG		= 0	:	Use	of C	G RA	٩M				
		1	:	Non	-use	of C	G RA	ΑM			
N2		N1									
0		0	:	2 lin	es						
0		1	:	3 lin	es						
1		0	:	: 4 lines							

(6) Electronic Volume Register Set This command controls the liquid crystal driving voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply, thereby adjusting the gradation of liquid crystal display.

When data is set in the 4-bit register, the liquid crystal driving voltage can take one of 16 voltage states.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	1	1	MSB	*	*	LSB
						He	ex Co	ode	
						70	H~7	7FH	

MSB			LSB	V5	Iref
0	0	0	0	Small	0.0µA
			:	:	:
			:	:	:
1	1	1	1	Large	3.65µA

When the electronic volume function is not used, set (A3, A2, A1, A0) = (0, 0, 0, 0).

(7) RAM Address Set

This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DDRAM address set by this command.

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1			AD	DRE	ESS	1	

- ① The settable address length is ADDRESS = 00H to 7FH.
- ② Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

#### **RAM Map**

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0 0 H		С	GR	ΑΜ	(00	) H)		-		С	GR	ΑΜ	(01	H)		Ι
10H		С	G R	ΑΜ	(02	2 H)		-		С	GR	ΑΜ	(03	H)		-
2 0 H							ι	Jnuse	d							
30H			DE	DRAM	line 1										Unus	ed
4 0 H			DE	DRAM	line 2	2		Fo	r sign	als					"	
50H			DE	DRAM	line 3	}									"	
60H			D	DRAM	line 4	-									"	
7 0 H			Sy	mbol	regist	er									"	

Unused
For signals : Output from SEGS2 to SEGS6.

#### (8) Data Write

A0	WR	D7	D6	D5	D4	D3	D2	D1	D0		
1	0		DATA								

- ① This command writes data into the DD RAM, CG RAM or symbol register.
- ② After this command is executed, the address counter is automatically incremented by 1. This permits writing data in succession.

<Example of Data Writing>

The following is an example of writing one-line data into the DD RAM in succession.



Command					Сс	ode					Function
Command	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1) Cursor Home	0	0	0	0	0	1	*	*	*	*	Moves the cursor to the home position.
(2) Display ON/OFF Control	0	0	0	0	1	1	С	В	DC	D	Sets cursor ON/OFF (C), cursor blink ON//OFF (B), double cursor ON/OFF (DC) and display ON/OFF (D). C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON) 0 (blink OFF) DC = 1 (double cursor ON) 0 (double cursor OFF), D = 1 (display ON) D = 0 (display OFF)
(3) Power Save	0	0	0	1	0	0	*	*	0	PS	Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). PS = 1 (power save ON) 0 (power save OFF), 0 = 1 (oscillating circuit ON) 0 (oscillating circuit OFF)
(4) Power Control	0	0	0	1	0	1	0	VC	VF	Р	Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). VC = 1 (voltage regulating circuit ON) 0 (voltage regulating circuit OFF) VF = 1 (voltage follower ON) 0 (voltage follower OFF), P = 1 (boosting circuit ON) 0 (boosting circuit OFF)
(5) System Set	0	0	0	1	1	0	N2	N1	*	CG	Sets the use or non-use of CG RAM and display lines (N2, N1). CG = 1 (use of CG RAM) 0 (non-use of CG RAM), N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)
(6) Electronic Volume Register	0	0	0	1	1	1	M	SB	LS	SB	Sets the electronic volume register value.
(7) RAM Address Set	0	0	1			AD	DR	ESS			Sets the DD RAM, CG RAM or symbol register address.
(8) RAM Write	1	0				DA	TA				Writes data into the DD RAM, CG RAM or symbol register address.
(9) NOP	0	0	0	0	0	0	0	0	0	0	Non-operation command
(10) Test Mode	0	0	0	0	0	0	1	0	1	0	Command for IC chip test. Don't use this command.

#### Table 4 SED1234/SED1235 Command List

# CHARACTER GENERATOR

# Character Generator ROM (CG ROM)

The SED1234/1235 is provided with a character generator ROM consisting of a up to 256-type characters. Each character size is  $5 \times 7$  dots.

Table 5 shows a character code table of the SED1230 Series.

The 4characters of character codes 00H to 03H are set by the System Set command to specify for which of CG ROM and CG RAM they are to be used. The CG ROM of the SED1234/1235 is a mask ROM and compatible with the use-dedicated CG ROM. Please ask us for further information of it.

Regarding changed CG ROM, it is defined in product name as follows:

(Example) S E D 1 2 3 4 D 0 A

Digit for CG ROM pattern change

#### SED123\*DA\*





#### SED123\*DB\*



#### SED123\*DG\*



## Character Generator RAM (CG RAM)

The SED1230 Series is provided with a CG RAM that permits user-programming character patterns so that they can be displayed with a high degree of freedom for signal display.

Before using the CG RAM, select the use of CG RAM by the System Set command.

The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of  $5 \times 7$  dots can be registered.

The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.

Character code	PAM address		CGRAM data (character pattern)								Display
		ITAM address		D7 D0							
00H	00H~06H	0	*	*	*	0	1	1	1	1	
02H	10H~16H	1	*	*	*	1	0	0	0	0	
		2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
01H	08H~0EH	8	*	*	*	0	0	1	0	0	
03H	18H~1EH	9	*	*	*	0	0	1	0	0	
		Α	*	*	*	0	1	1	1	0	
		В	*	*	*	0	1	1	1	0	
		С	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		E	*	*	*	1	1	1	1	1	
			U	nuse	ed	С	hara	cter	data	<u>a</u>	
1. Display											

1: Display 0: Non-display

#### Symbol Register

The SED1234, 1235 provided with a symbol register that permits displaying each symbol so that symbol display may be performed on the screen.

The capacity of the symbol register is 48 bits. In case of 48 symbols can be displayed.

The relationship among symbol register display patterns, RAM addresses and write data is shown below.



- Notes: 1. We recommend to drive a symbol by dividing it into COMS2 and COMS3 separately if it is larger than other dots for 1.5 times or more.
  - 2. Do not cross a segment (other than those used for symbol display) with COMS2 or COMS3. If segment crossing is required, set the symbol registers of COMS3 to all zeros (0s).

# **ABSOLUTE MAXIMUM RATINGS**

Item		Symbol	Standard value	Unit
Power supply voltage	(1)	Vss	-6.0~+0.3	V
Power supply voltage	(2)	V5	-16.0~+0.3	V
Power supply voltage	(3)	V1, V2, V3, V4	V5~+0.3	V
Input voltage		Vin	Vss-0.3~+0.3	V
Output voltage		Vo	Vss-0.3~+0.3	V
Operating temperature	Э	Topr	-30~+85	°C
Storage temperature	TCP	Tatr	-55~+100	°C
	Bare chip	i Str	-65~+125	C



- Notes: 1. All the voltage values are based on VDD = 0 V.
  - 2. For voltages of V1, V2, V3 and V4, keep the condition of  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$  and  $VDD \ge VSS \ge V5 \ge VOUT$  at all times.
  - 3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

# DC CHARACTERISTICS

VDD = 0 V, Vss = -3.6 V to -2.4 V, Ta = -30 to  $85^{\circ}C$  unless otherwise specified.

ltem		Symbol		min	tvp	max	Unit	Applicable pin		
Powe	er	Recommended				-3.6	-3.0	-2.4	V	Vss
suppl	v	operation	Vss							
volta	, ge (1)	Operable				-5.5	-3.0	-2.4		*1
Powe	er	Recommended				-8.0		-5.0	V	V5
suppl	y	operation	V5							
volta	ge (2)	Operable				-11.0		-4.5		*2
		Operable	V1, V2			0.6×V5		Vdd	V	V1, V2
		Operable	V3, V4			Vdd		0.4×V5	V	V3, V4
High-	level ir	put voltage	VIHC			0.2×Vss		Vdd	V	*3
Low-	evel in	put voltage	VILC			Vss		0.8×Vss	V	*3
Input	leakag	e current	Iц	VIN = VDD or VS	s–1.0		1.0	μA	*3	
LC di	river O	N resistance	Ron	Ta=25°C	V5=-7.0V		20	40	KΩ	COM,SEG
				ΔV=0.1V						*4
Statio	currer	nt consumption	Iddq				0.1	5.0	μA	Vdd
Dynamic current		Idd	Display state	$V_5 = -7 V$ without load			100	μA	Vdd *5	
consumption			Standby state	Oscillation ON,			20	μA	Vdd *6	
				Power OFF						
			Sleep state	Oscillation OFF,			5	μA	Vdd	
				Power OFF						
				Access state	fcyc=200KHz			500	μΑ	VDD *7
Fram	e frequ	iency	fFR .	Ta=25°C Vs	s=-3.0V	70	100	130	Hz	*11
Input	pin ca	pacity	Cin	Ta=25°C f=1	MHz		5.0	8.0	pF	*3
Rese	t time		tR			1.0			μs	*8
Rese	t pulse	width	trw			10			μs	*9
Rese	t start i	ime	tRES			50			ns	*9
	Input	voltage	Vss			-3.6		-2.4	V	*10
	Boost	er output voltage	Vout	OUT Double boosting state		-7.2			V	Vout
			Triple boosting	state	-10.8					
l su	Voltad	e follower	V5			-11.0		-4.5	V	
owe	opera	, ting voltage								
d u	Refer	ence voltage	Vreg	Ta = 25°C		-3.5	-3.1	-2.7	V	*12
uilt-i	(stand	lard)								
۵.	Refer	ence voltage	VREG(VS1)	Ta = 25°C		-2.4	-2.1	-1.8	V	*12
	(optio	n)								

- \*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.
- \*2: The operating voltage range is applicable to the case where an external power supply is used.
- \*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, <del>CS</del> <del>WR</del> (E), P/S, IF
- \*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEGn, SEGSn, COMn or

COMSn, and each power pin (V1, V2, V3 or V4). It is specified in the range of operating voltage (2).

 $Ron = 0.1 V / \Delta I$ 

( $\Delta$ I: Current flowing when 0.1 V is applied between the power and output)

\*5: Character " display.

" display. This is applicable to the

case where no access is made from the MPU and the built-in power circuit and oscillating circuit are in operation.

- \*6: This is applicable to the case where the built-in power circuit is OFF and the oscillating circuit is in operation in the standby mode.
- \*7: Current consumption when data is always written by fcyc.
  The current consumption in the access state is almost proportional to the access frequency (fcyc).
  When no access is made, only IDD (I) occurs.
- \*8: tR (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the SED123\* usually enters the operating state after tR.
- \*9: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than tRW is entered.

- \*10: When operating the boosting circuit, the power supply Vss must be used within the input voltage range.
- \*11: The fosc frequency of the oscillator circuit for internal circuit drive may differ from the fBST boosting clock on some models. The following provides the relationship between the fOSC frequency, fBST boosting clock, and fFR frame frequency.

 $\begin{array}{l} \text{fosc} = (\text{No. of digits}) \times (1/\text{Duty}) \times \text{frR} \\ \text{fBST} = (1/2) \times (1/\text{No. of digits}) \times \text{fosc} \\ \text{Example: The SED1230 has 13 digits of display} \\ \text{and } 1/30 \text{ duty.} \\ \text{fosc} = 13 \times 30 \times 100 = 39 \text{ kHz} \\ \text{fBST} = (1/2) \times (1/13) \times 39 \text{ K} = 1.5 \text{ kHz} \end{array}$ 

\*12: The VREG reference voltage has the temperature characteristics of approximately -0.17%/°C (standard specifications). An optional model having the temperature characteristics of approximately -0.04%/°C is also available. The CGROM modification rules apply to the optional models.



All signal timings are based on 20% and 80% of Vss signals.

## TIMING CHARACTERISTICS

(1) System Bus Write Characteristic I (80 series MPU)



[Vss = -3.6 V to -2.4 V, Ta = -30 to  $85^{\circ}$ C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	t AH8		30		ns
Address setup time		t AW8		60		ns
System cycle time	WR	t CYC8	Vss = -3.0	500		ns
			-2.7	550		
			-2.4	650		
Control pulse width (WR)		t cc	Vss = -3.0	100		ns
			-2.7	120		
			-2.4	150		
Data setup time	D0 ~ D7	t DS8		100		ns
Data hold time		t dh8		50		ns

\*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*2: Every timing is specified on the basis of 20% and 80% of Vss.

\*3: For A0 and  $\overline{CS}$ , the same time is not required. Input signals so that A0 and  $\overline{CS}$  may satisfy tAW8 and tAH8 respectively.





[Vss = -3.6 V to -2.4 V]	, Ta = −30 to 85°C u	nless otherwise specified]
--------------------------	----------------------	----------------------------

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, CS	t CYC6	Vss = -3.0	500		ns
			-2.7	550		
			-2.4	650		
Address setup time		t AW6		60		
Address hold time		t AH6		30		ns
Data setup time	D0 ~ D7	t DS6		100		ns
Data hold time		t DH6		50		ns
Enable pulse width	E	t ew	Vss = -3.0	100		ns
			-2.7	120		
			-2.4	150		

\*1: tCYC6 denotes the cycle of the E signal in the  $\overline{CS}$  active state. tCYC6 must be reserved after  $\overline{CS}$  becomes active.

\*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*3: Every timing is specified on the basis of 20% and 80% of Vss.

\*4: For A0 and  $\overline{CS}$ , the same timing is not required. Input signals so that A0 and  $\overline{CS}$  may satisfy tAW6 and tAH6 respectively.

#### (3) Serial Interface



[Vss = -3.6 V to -2.4 V, Ta = -30 to 85°C]

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tscyc	Vss = -3.0	700		ns
			-2.7	800		ns
			-2.4	1000		ns
SCL "H" pulse width		tshw		300		ns
SCL "L" pulse width		tslw		300		ns
Address setup time	A0	tsas		50		ns
Address hold time		tSAH	Vss = -3.0	350		ns
			-2.7	400		ns
			-2.4	500		ns
Data setup time	SI	tSDS		50		ns
Data hold time		tSDH		50		ns
CS-SCL time	CS	tcss		150		ns
		tCSH	Vss = -3.0	550		ns
			-2.7	650		ns
			-2.4	700		ns

\*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.

\*2: Every timing is specified on the basis of 20% and 80% of Vss.

# MPU INTERFACE (REFERENCE EXAMPLES)

The SED1234, 1235 can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the SED1234, 1235 Series can be operated by less signal lines.

#### 80 Series MPU


# INTERFACE TO LCD CELLS (REFERENCE)

12 columns by 2 lines, 5×7-dot matrix segments and symbols



# LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)



## Instruction Setup Example (Reference Only)

(1) Initial setup

VDD-Vss power ON	
Power regulation	
Input of reset signal	
Command status • Static display control : Off • Display on/off control : Off • Power save : Off • Power control : Off • System reset : CG=0 • Others are undefined.	
Waiting for 10 µsec or more	
Command input: (Asterisk indicates any command sequence.) (1) System setup command (*) Static display control command (Valid in Standby mode only) (*) Display on/off control command • D: On (Display) (*) Electronic volume register setup • Data: (0, 0, 0, 0) (*) Power save command • PS: Off (Power save) • O: On (Oscillation) (6) RAM address setup (7) Data writing	(Note 1) (Note 1)
Waiting for 20 msec or more	
Command input (8) Power control commands • P, VF, VC: On	
Command input: (9) Electronic volume register setup • Data: Appropriate value	
End of initialization	

(2) Display mode



Input of RAM (data) write command

Display of written data

- Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).
  - DDRAM: Write the 20H data (character code).
  - CGRAM: Write the 00H data (null data).
  - Symbol register: Write the 00H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.

(3-1) Selecting the Standby mode



Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

(4-1) Selecting the Sleep mode



Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

(4-2) Releasing the Sleep mode

(3-2) Releasing the Standby mode

# SED1240 Series LCD Controller/Drivers

**Technical Manual** 

# Contents

6-1
6-1
6-2
6-3
-10
-13
-22
-37
-52
-53
-55
-58
-59
-62
-65
-66

# OVERVIEW

The SED1240 Series is a character display dot matrix LCD controller driver. This driver can display up to 64 characters and 6 user-defined characters, and up to 160 symbols according to the 4-bit, 8-bit or serial data which is sent from a microcomputer.

The built-in character generator ROM is provided with up to 544 types of character fonts having a structure of 5 × 8 dots. Up to 256 types can be continuously called by register option selection. This can cope with many different character fonts by uses and countries and permits a wider range of use. This driver incorporates a userdefined character RAM for 6 characters of  $5 \times 8$  dots and can be used for the display of higher degree of freedom by means of a symbol register.

The driver can operate handy units at the minimum power consumption by using its merit of lower power consumption, standby mode, and sleep mode.

# FEATURES

- Built-in display data RAM 80-character + 6-character user-defined characters + 160 symbols
- CGROM (for up to 544 characters), CGRAM (6 characters), symbol register (160 symbols)
- Display digits × Number of lines
  < Ordinary mode>
  - ①(16 digits)×4 lines + 160 symbols + 10 static irons (SED1240)
  - (2) (16 digits) × 3 lines + 160 symbols + 10 static icons (SED1241)
  - (3) (16 digits) × 2 lines + 160 symbols + 10 static icons (SED1242)
  - <Standby mode>
  - (1) 10 static icons (SED1240)
  - (2) 10 static icons (SED1241)
  - ③ 10 static icons (SED1242)
- Vertical double-size display function
- Line vertical scroll function
- Line blink function
- Symbol blink function

- Built-in CR oscillating circuit (Built-in C, R)
- External clock input
- High-speed MPU interface Interface with both MPUs of 68 series/80 series Interface by 4 bits/8 bits
- Serial interface
- Character font  $5 \times 8$  dots
  - Duty ratio ① 1/34 (SED1240)
    - 2 1/26 (SED1241)
    - ③ 1/18 (SED1242)
- Simple command setup
- Built-in liquid crystal drive power circuit The boosting circuit, voltage regulating circuit, voltage follower × 4, and resistor for power regulating circuit for bias select commands are incorporated.
- Built-in electronic volume function
- Lower power consumption

80 LIA max	(at ordinary operation (during
00 µ1 1 11111	display): Including the internal
	power supply operating current)
500 µA max	(at ordinary operation (during
	access): fcyc = 200 KHz,
	including the internal power
	supply operating current)
20 µA max	(in standby mode: Oscillation
	ON, power OFF, static icon
	display)
5 µA max	(in sleep mode: oscillation OFF,
	power OFF, display OFF)

Power supply:	
VDD - VSS	1.8 V to 5.5 V
VDD - VSS2	1.8 V to 5.5 V
VDD - V5	5.5 V to 16.0 V

- Wide operating temperature range Ta = -30 to  $+85^{\circ}C$ 
  - CMOS process
- Pad pitch 90 µm Min
- Delivery form
  Chip (gold bu
  TCP

Chip (gold bump product)	SED124*D**
TCP	SED124*T**

• This IC is not designed against radiation and strong light and noise.





**EPSON** 

# **CHIP SPECIFICATIONS**



Note: The board of this IC has VDD potential. It is recommended to stabilize power supply by connecting the board to the VDD potential at the time of mounting.

# <Pad Coordinates> SED1240\*\*\*

	PAD		COORD	INATES		PAD		COORI	DINATES
No.	Name [Bl	JMP TYPE]	Х	Y	No.	Name [BU	MP TYPE]	Х	Y
1	NC	[B TYPE]	-4191	-1250	55	P/S	[C TYPE]	1543	-1237
2	NC	[C TYPE]	-3941	-1237	56	VDD	[C TYPE]	1664	
3	NC	[C TYPE]	-3836		57	IF	[C TYPE]	1784	
4	NC		-3555		58	VSS		1904	
5			-3403		59	086		2024	
7			-3203		61			2140	
8	D7		-3103		62	VDD		2205	
9	D6	IC TYPE	-2922		63	(FSA)	IC TYPF1	2505	
10	D5	IC TYPEI	-2802		64	(FSB)	IC TYPEI	2636	
11	D4	C TYPE	-2682		65	(FSC)	C TYPE	2767	
12	D3	[C TYPE]	-2562		66	(FS0)	[C TYPE]	2897	
13	D2	[C TYPE]	-2441		67	(FS1)	[C TYPE]	3028	
14	D1	[C TYPE]	-2321		68	(FS2)	[C TYPE]	3159	
15	DO	[C TYPE]	-2201		69	(FS3)	[C TYPE]	3289	
16	VDD		-2089		70	VDD		3420	
1/	VDD		-1999		71			3000	
10	Vos		-1820		73	NC		3794	
20	Vss	ID TYPE	-1730		74	NC	IC TYPE	3899	↓
21	V5	[D TYPE]	-1641		75	NC	[B TYPE]	4191	-1250
22	V5	[D TYPE]	-1551		76	COMSA	[B TYPE]		-1098
23	V4	[D TYPE]	-1461		77	SEGSF	[B TYPE]		-978
24	V4	[D TYPE]	-1371		78	SEGSG	[B TYPE]		-858
25	V3	[D TYPE]	-1282		79	SEGSH	[B TYPE]		-737
26	V3		-1192		80	SEGSI			-617
21	V2 Vo		-1102		81	SEGSJ			-497
20	VZ V1		_023		83	COM1			-394
30	V1		-833		84	COM2			-215
31	Vo	[D TYPE]	-744		85	COM3	[B TYPE]		-125
32	Vo	D TYPE	-654		86	COM4	[B TYPE]		-36
33	Vr	[D TYPE]	-564		87	COM5	[B TYPE]		54
34	Vr	[D TYPE]	-474		88	COM6	[B TYPE]		144
35	Vout	[D TYPE]	-385		89	COM7	[B TYPE]		234
36	VOUT		-295		90	COM8			323
3/			-205		91				413
30	CAP2+		-76		92	COM11			592
40	CAP2+	ID TYPE	64		94	COM12	IB TYPE		682
41	CAP1-	[D TYPE]	153		95	COM13	[B TYPE]		772
42	CAP1-	[D TYPE]	243		96	COM14	[B TYPE]		861
43	CAP1+	[D TYPE]	333		97	COM15	[B TYPE]		951
44	CAP1+	[D TYPE]	423		98	COM16	[B TYPE]		1041
45	Vss	[D TYPE]	512		99	COMS1	[B TYPE]	ļ	1131
46	VSS		602		100			2015	1251
4/ /R	V 552 V 552		092 781		101	NC	IA ITPE	3915	1240
40	V 332		871		102	SEG1		3547	
50	VDD	ID TYPF1	961		104	SEG2	IA TYPE1	3458	
51	VDD	[D TYPE]	1050		105	SEG3	[A TYPE]	3368	
52	CK	[C TYPE]	1183		106	SEG4	[A TYPE]	3278	
53	VS1	[C TYPE]	1303		107	SEG5	[A TYPE]	3188	
54	Vss	[C TYPE]	1423	*	108	SEG6	[A TYPE]	3099	♥

	PAD		COORD	INATES		PAD	COORD	INATES
No.	Name [BUMP T	[YPE]	Х	Y	No.	Name [BUMP TYPE]	X	Y
109	SEG7 [A T	YPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A T	YPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A T	YPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A T	YPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A T	YPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A T	YPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A T	YPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A T	YPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A T	YPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A T	YPE]	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A T	YPE]	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A T	YPE]	2022		171	SEG69 [A TYPE]	-2552	
121	SEG19 [A T	YPE]	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A T	YPE]	1843		173	SEG71 [A TYPE]	-2732	
123	SEG21 [A I	YPEJ	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A I	YPEJ	1664		1/5	SEG73 [A TYPE]	-2911	
125	SEG23 [A I	YPEJ	1574		1/6	SEG74 [A TYPE]	-3001	
126	SEG24 [A I	YPEJ	1484		1//	SEG75 [A TYPE]	-3091	
127	SEG25 [A I	YPEJ	1394		178	SEG/6 [A TYPE]	-3180	
128	SEG26 [A I	YPEJ	1305		179	SEG// [A TYPE]	-3270	
129	SEG27 [A I	YPEJ	1215		180	SEG/8 [A TYPE]	-3360	
130	SEG28 [A I	YPEJ	1125		181	SEG79 [A TYPE]	-3449	
101	SEG29 [A I		1030		102		-3039	
132			940 956		103		-3704	
124			767		104		-3010	↓
134	SEG32 [A T		677		186			1251
136	SEG34 [A T		587		187		-4131	1131
137	SEG35 [A T		497		188			1041
138	SEG36 [A T		408		189			951
139	SEG37 [A T	YPFI	318		190	COM30 IB TYPE		861
140	SEG38 IA T	YPFI	228		191	COM29 IB TYPE		772
141	SEG39 IA T	YPEI	139		192	COM28 IB TYPE		682
142	SEG40 IA T	YPEI	49		193	COM27 IB TYPE		592
143	SEG41 IA T	YPEI	-41		194	COM26 IB TYPE		503
144	SEG42 IA T	YPEI	-130		195	COM25 IB TYPE		413
145	SEG43 AT	YPE	-220		196	COM24 B TYPE		323
146	SEG44 Å	YPE	-310		197	COM23 B TYPE		234
147	SEG45 Å T	YPE	-400		198	COM22 B TYPE		144
148	SEG46 [A T	YPEj	-489		199	COM21 [B TYPE]		54
149	SEG47 [A T	YPE]	-579		200	COM20 [B TYPE]		-36
150	SEG48 [A T	YPE	-669		201	COM19 [B TYPE]		-125
151	SEG49 [A T	'YPE]	-758		202	COM18 [B TYPE]		-215
152	SEG50 [A T	YPE]	-848		203	COM17 [B TYPE]		-305
153	SEG51 [A T	YPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A T	YPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A T	YPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A T	YPE]	-1207		207	SEGSC [B TYPE]		-737
157	SEG55 [A T	YPE]	-1297		208	SEGSD [B TYPE]		-858
158	SEG56 [A T	YPE]	-1386	1	209	SEGSE [B TYPE]		-978
159	SEG57 [A T	YPE]	-1476	۲ (	210	COMSA [B TYPE]	<b>'</b>	-1098

(FS\*) : This is a FUSE adjusting pin. Set it is the floating state. CK pin : Fix it to VDD when it is not used.

# <Pad coordinates> SED1241\*\*\*

	PAD		COORD	COORDINATES		PAD	COORD	INATES
No.	Name [BUMP	TYPE]	Х	Y	No.	Name [BUMP TYPE]	X	Y
109	SEG7 [A	TYPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A	TYPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A	TYPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A	TYPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A	TYPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A	TYPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A	TYPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A	TYPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A	TYPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A	TYPE]	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A	TYPE]	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A	TYPE]	2022		171	SEG69 [A TYPE]	-2552	
121	SEG19 [A	TYPE]	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A	TYPE]	1843		173	SEG71 [A TYPE]	-2732	
123	SEG21 [A	TYPE	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A	TYPE	1664		1/5	SEG73 [A TYPE]	-2911	
125	SEG23 [A	TYPE	1574		1/6	SEG74 [A TYPE]	-3001	
126	SEG24 [A	TYPE	1484		1//	SEG75 [A TYPE]	-3091	
127	SEG25 [A	TYPE	1394		178	SEG76 [A TYPE]	-3180	
128	SEG26 [A	TYPE	1305		179	SEG// [A TYPE]	-3270	
129	SEG27 [A	TYPE	1215		180	SEG/8 [A TYPE]	-3360	
130	SEG28 [A	TYPE	1125		101	SEG79 [A TYPE]	-3449	
101	SEG29 [A		1030		102		-3039	
132		TVDEI	940 956		103		-3704	
124	SEG31 [A		767		104		-3010	↓
134	SEG32 [A	TVDEI	677		186			1251
136	SEG34 [A		587		187		-4131	1131
137	SEG35 [A		497		188	*COM32 [B TYPE]		1041
138	SEG36 [A		408		189	*COM31 IB TYPE1		951
139	SEG37 [A	TYPEI	318		190	*COM30 IB TYPE1		861
140	SEG38 IA	TYPEI	228		191	*COM29 IB TYPE1		772
141	SEG39 [A	TYPEI	139		192	*COM28 [B TYPE]		682
142	SEG40 IA	TYPEI	49		193	*COM27 IB TYPEI		592
143	SEG41 IA	TYPEI	-41		194	*COM26 IB TYPE1		503
144	SEG42 IA	TYPEI	-130		195	*COM25 IB TYPE		413
145	SEG43 A	TYPE	-220		196	*COM24 B TYPE		323
146	SEG44 A	TYPE	-310		197	*COM23 B TYPE		234
147	SEG45 A	TYPE	-400		198	*COM22 [B TYPE]		144
148	SEG46 [A	TYPE]	-489		199	*COM21 [B TYPE]		54
149	SEG47 [A	TYPE]	-579		200	*COM20 [B TYPE]		-36
150	SEG48 [A	TYPE]	-669		201	*COM19 [B TYPE]		-125
151	SEG49 [A	TYPE]	-758		202	*COM18 [B TYPE]		-215
152	SEG50 [A	TYPE]	-848		203	*COM17 [B TYPE]		-305
153	SEG51 [A	TYPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A	TYPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A	TYPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A	TYPE]	-1207		207	SEGSC [B TYPE]		-737
157	SEG55 [A	TYPE]	-1297		208	SEGSD [B TYPE]		-858
158	SEG56 [A	TYPE]	-1386		209	SEGSE [B TYPE]		-978
159	SEG57 [A	I YPE]	-1476	<b>v</b>	210	COMSA [B TYPE]	7	-1098

(FS\*) : This is a FUSE adjusting pin. Set it in the floating state.
 CK pin : Fix it to VDD when it is not used.
 \*: Don't connect COM17 to COM32.

# <Pad coordinates> SED1242\*\*\*

	PAD		COORDINATES			PAD	COORD	INATES
No.	Name [BUMP T)	YPE]	Х	Y	No.	Name [BUMP TYPE]	Х	Y
109	SEG7 [A T	YPE]	3009	1240	160	SEG58 [A TYPE]	-1566	1240
110	SEG8 [A TY	YPE]	2919		161	SEG59 [A TYPE]	-1655	
111	SEG9 [A TY	YPE]	2830		162	SEG60 [A TYPE]	-1745	
112	SEG10 [A T	YPE]	2740		163	SEG61 [A TYPE]	-1835	
113	SEG11 [A T	YPE]	2650		164	SEG62 [A TYPE]	-1924	
114	SEG12 [A T	YPE]	2561		165	SEG63 [A TYPE]	-2014	
115	SEG13 [A T	YPE]	2471		166	SEG64 [A TYPE]	-2104	
116	SEG14 [A T	YPE]	2381		167	SEG65 [A TYPE]	-2194	
117	SEG15 [A T	YPE]	2291		168	SEG66 [A TYPE]	-2283	
118	SEG16 [A I	YPE	2202		169	SEG67 [A TYPE]	-2373	
119	SEG17 [A I	YPE	2112		170	SEG68 [A TYPE]	-2463	
120	SEG18 [A I	YPE	2022		1/1	SEG69 [A TYPE]	-2552	
121	SEG19 [A I	YPE	1933		172	SEG70 [A TYPE]	-2642	
122	SEG20 [A I	YPE	1843		1/3	SEG/1 [A TYPE]	-2732	
123	SEG21 [A I	YPE	1753		174	SEG72 [A TYPE]	-2821	
124	SEG22 [A T	YPE	1664		1/5	SEG73 [A TYPE]	-2911	
125	SEG23 [A T		1574		170	SEG74 [A TYPE]	-3001	
120	SEG24 [A I		1484		177	SEG75 [A TYPE]	-3091	
121	SEGZO [A T		1394		178	SEG70 [A TYPE]	-3180	
120	SEGZO [A II		1305		1/9	SEGII [ATTPE]	-3270	
129	SEGZI [A T		1210		100	SEGIO [ATTPE]	-3360	
130	SEG20 [A T		1036		182	SEGIS [ATTE]	-3449	
131	SEG29 [A T		046		182		-3704	
132	SEG31 [A T)		856		18/		-3810	
134	SEG32 [A T)		767		185		-3915	↓
135	SEG33 [A T)	YPF1	677		186	NC IB TYPE	_4191	1251
136	SEG34 IA TY	YPFI	587		187	COMS2 IB TYPE		1131
137	SEG35 IA TY	YPF1	497		188	*COM32 IB TYPE1		1041
138	SEG36 IAT	YPEI	408		189	*COM31 [B TYPE]		951
139	SEG37 IA T	YPEI	318		190	*COM30 [B TYPE]		861
140	SEG38 IA TY	YPEI	228		191	*COM29 IB TYPE1		772
141	SEG39 IA TY	YPE	139		192	*COM28 [B TYPE]		682
142	SEG40 AT	YPE	49		193	*COM27 B TYPE		592
143	SEG41 AT	YPEj	-41		194	*COM26 B TYPE		503
144	SEG42 [A TY	YPE]	-130		195	*COM25 [B TYPE]		413
145	SEG43 [A TY	YPE]	-220		196	*COM24 [B TYPE]		323
146	SEG44 [A TY	YPE]	-310		197	*COM23 [B TYPE]		234
147	SEG45 [A TY	YPE]	-400		198	*COM22 [B TYPE]		144
148	SEG46 [A TY	YPE]	-489		199	*COM21 [B TYPE]		54
149	SEG47 [A T	YPE]	-579		200	*COM20 [B TYPE]		-36
150	SEG48 [A T	YPE]	-669		201	*COM19 [B TYPE]		-125
151	SEG49 [A T	YPE]	-758		202	*COM18 [B TYPE]		-215
152	SEG50 [A T	YPE]	-848		203	*COM17 [B TYPE]		-305
153	SEG51 [A T	YPE]	-938		204	COMS2 [B TYPE]		-394
154	SEG52 [A T	YPE]	-1027		205	SEGSA [B TYPE]		-497
155	SEG53 [A T	YPE]	-1117		206	SEGSB [B TYPE]		-617
156	SEG54 [A T	YPE]	-1207		207	SEGSC [B TYPE]		-737
15/	SEG55 [A I	YPE]	-1297		208	SEGSD [B TYPE]		-858
158		Y PEJ	-1386	↓	209	SEGSE [BIYPE]		-978
159	SEG57 [A I	Y PEJ	-14/6	*	210	CONSA [BIYPE]	'	-1098

(FS\*) : This is a FUSE adjusting pin. Set it in the floating state.
 CK pin : Fix it to VDD when it is not used.
 \*: Don't connect COM17 to COM32.

# **DESCRIPTION OF PINS**

**Power Pins** 

Pin name	I/O	Description	Q'ty					
Board p	ootential	IC board is based on VDD potential. To lock the board potential with VDD						
Vdd	Power supply	Connected to the logic power supply. This is used in common with	6					
		the MPU power pin Vcc.						
Vss	Power supply	0 V power pin that is connected to system GND.	4					
V0, V1	Power supply	Multi-level power supply for liquid crystal drive.	6					
V2, V3		The voltage determined for the liquid crystal cell is applied by						
V4, V5		resistance-division or impedance conversion by operational						
		amplifier. The potential is determined on VDD and the following						
		relations must be observed.						
		$VDD = V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$						
		$VDD \ge V5 \ge VOUT$						
		$VDD \ge VSS \ge VSS2 \ge VOUT$						
		en the built-in power supply is ON, the following voltages are						
		given to V1 to V4 by command selection.						
		V1 = 1/5 V5 (1/4 V5)						
		V2 = 2/5 V5 2/4 V5						
		V3 = 3/5 V5 2/4 V5						
		$V_4 = 4/5 V_5$ 3/4 V5						
VS1	0	Supply voltage output pin for oscillating circuit.	1					
		Don't connect a load to the outside.						

## **LCD Power Circuit Pins**

Pin name	I/O	Description	Q'ty
CAP1+	0	Boosting condenser positive side connecting pin.	1
		Condenser is connected with the CAP1- pin.	
CAP1-	0	Boosting condenser negative side connecting pin.	1
		Condenser is connected with the CAP1+ pin.	
CAP2+	0	Boosting condenser positive side connecting pin.	1
		Condenser is connected with the CAP2- pin.	
CAP2-	0	A boosting condenser negative side connecting pin.	1
		Condenser is connected with the CAP2+ pin.	
Vout	0	Output pin for boosting. Smoothing condenser is connected	1
		with VDD.	
Vr	I	Voltage adjusting pin. Voltage between VDD and V5 is given by	1
		resistance-division.	
VSS2	I	Boosting power pin. The voltage between VDD and Vss2 is	1
		boosted by a specified multiple.	

# System Bus Connecting Pins

Pin name	I/O	Description						
D7 (SI)	I	8-bit input data bus which is connected to the 16-bit standard MPU	8					
D6 (SCL)		data bus.						
D5 to D0		Pin D7 and pin D6 function as a serial data input and a serial clock						
		input at P/S = "L", respectively.						
		Pin						
		Mode P/S C86 IF D7 D6 D5 D4 D3-D0 CS A0 WR						
		Serial I/F "L" H or L — SI SCL OPEN OPEN OPEN CS A0 —						
		681/F 8bit "H" "H" "H" D7 D6 D5 D4 D3-D0 CS A0 E						
		681/F 4bit "H" "H" "L" D7 D6 D5 D4 OPEN CS A0 E						
		801/F 8bit "H" "L" "H" D7 D6 D5 D4 D3-D0 CS A0 WR						
		801/F 4bit "H" "L" D7 D6 D5 D4 OPEN CS A0 WR						
		C86: An MPU selecting pin						
		OPEN: OPEN is allowable, but it is recommend to fix it to one of						
		potentials as a matter of noise-resistance characteristic.						
		-: Either "H" or "L" is allowable, but the potential should be fixed.						
A0		Usually used to distinguish data from a command to which the LSB	1					
		of the MPU address bus is connected.						
		"L" : Indicates that D0 to D7 are of a command.						
		"H": Indicates that DU to D7 are of data.						
RES		Reset pin for initializing the whole IC. Be sure to input it once when	1					
		the power supply is turned on. A reset operation is performed at the $\frac{1}{2}$						
C96	1	L level of the RES signal.						
000	1	be used	'					
		"I" · 80 series MPLL interface						
		"H" : 68 series MPU interface						
	1	Chip selecting pin. Usually, it inputs a signal that is obtained by	1					
		decoding an address signal. Chip selection is enabled at the "L"						
		level.						
WR		When the 80 series MPU is selected> Active "L"	1					
(E)		A pin for connecting the WR signal of the 80 series MPU.						
		The signal on the data bus is latched at the rise of the $\overline{WR}$ signal.						
		<when 68="" connected="" is="" mpu="" series="" the=""> Active "H"</when>						
		Becomes an enable clock input of the 68 series MPU.						
P/S	I	A pin for selecting either serial interface or parallel interface.	1					
		"L" : Serial interface						
		"H" : Parallel interface						
IF	I	A data bit length selecting pin at parallel interface.	1					
		"H" : 8-bit parallel interface						
		"L" : 4-bit parallel interface						
		At P/S = "L", set pins D3 to D0 to VDD or Vss, or OPEN.						
CK	I	An external clock input pin.	1					
		When using the internal oscillating circuit, fix it to "H".						
		When using an external clock input, the internal oscillating circuit						
		must be turned off by command.						

# Liquid Crystal Drive Circuit Signals Dynamic Drive Pins [SED1240]

Pin name	I/O	Description	Q'ty
COM1 to	0	Common signal output ning (for characters)	22
COM32	0		32
COMS1,	0	Common signal output pins (for others than characters)	4
COMS2	0	COMS1, COMS2: Symbol output command output	4
SEG1 to	0	Comment signal output ning (for sharpstore)	00
SEG80	0	Segment signal output pins (for characters)	

## Dynamic Drive Pins [SED1241]

Pin name	I/O	Description	Q'ty
COM1 to	0	Common signal output pipe (for observators)	16
COM24	0		10
COMS1,	0	Common signal output pins (for others than characters)	4
COMS2	0	CMOS1, CMOS2: Symbol display common output	4
SEG1 to	0	Compart signal subjut ping (for sharasters)	00
SEG80	0	Segment signal output pins (for characters)	

## Dynamic Drive Pins [SED1242]

Pin name	I/O	Description	Q'ty
COM1 to	0	Common signal output pins (for characters)	10
COM16	0	(Keep COM17 to COM32 unconnected.)	10
COMS1,	0	Common signal output pins (for others than characters)	4
COMS2	0	CMOS1, CMOS2: Symbol display common output	4
SEG1 to	0	Compart signal systems (for shoresters)	00
SEG80	0	Segment signal output pins (for characters)	80

#### **Static Drive Pins**

Pin name	I/O	Description	Q'ty
COMSA	0	Common signal output pin (for static icons)	2
SEGS	0	Segment signal output pins (for static icons)	10
A to J	0	Segment signal output pins (for static icons)	10

Note: For the electrode of the liquid crystal display panel connected to the static drive terminal, it is recommended use the pattern separated from the electrode connected to the dynamic drive terminal. If this pattern is too close, the liquid crystal and electrode may be deteriorated.

## **DESCRIPTION OF FUNCTIONS**

#### **MPU Interfaces**

In the SED1240 series, an MPU type, interface bit length and interface method can be selected depending on pins IF, P/S and C86.

#### Selection of MPU

In the SED1240 series, when parallel input is selected (P/S = "H"), pin C86 has an MPU selecting function. When either "H" or "L" is selected as the polarity of pin C86, the 80 series MPU or 68 series MPU can be selected as shown in Table 1.

Selection of an interface bit length (8 bits, 4 bits) is performed by pin IF.

MDLLture	Din C86 state	Polarity of PES function input	MPU connection					
MFO type	FIII COO SIAIE	Folanty of RES function input	A0	WR	CS	D0 to D7		
68 series	High level	Low lovel estive	A0	E	CS	D0 to D7		
80 series	Low level		A0	WR	CS	D0 to D7		

Table 1

#### Selection of interface type

In the SED1240 series, it is possible to select an 8-bit or 4-bit parallel interface or a serial interface that permits a data transfer through a serial input (SI). As the selecting method, set the polarity of pins of P/S and IF to "H" or "L".

Interface	Interface	Selecting	pin state					Pi	n state	Э				
type	bit length	P/S	IF	CS	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
Parallel	8 bits	Н	Н	CS	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
Parallel	4 bits	Н	L	CS	A0	WR	D7	D6	D5	D4	O	PEN c	r H oi	٢L
Serial	1 bit	L	H or L	CS	A0	H or L	SI	SCL		O	PEN or H or L			

## Table 2

#### Interface with 4-bit MPU

When data is transferred by a 4-bit interface (IF = 0), 8-bit commands, data and addresses are divided into 2 parts for transfer. A timing example of the 80 series MPU is shown below.



Note: For continuous writing, perform it after securing a time exceeding the system cycle time (tcyc).

#### Serial interface (P/S = "L")

The serial interface consists of an 8-bit shift register and a 3-bit counter, and becomes ready to accept an SI input or SCL input in the chip selected state ( $\overline{CS} = "L"$ ).

Unless any chip is selected, the shift register and the counter are reset to the initial state. (Refresh state)

Data is input in the order of D7, D6, .... D0 from the serial data input pin (SI) at the rise of the serial clock (SCL). At the rising edge of the 8th serial clock, the data is converted into parallel data.

Whether the serial data input (SI) is display data or a command is identified and judged by A0 input. When A0 = "H", the data becomes display data. When A0 = "L", the data becomes a command. The A0 input is read and identified at the rise of the 8 × nth serial clock (SCL) after chip selection.

SED1240 Series Fig. 1 shows a timing chart of the serial interface. In case of the SCL signal, extreme care should be taken about terminal reflection and external noise due to a wiring length. Accordingly, it is recommended to make an operation check. It is also recommended to periodically refresh the each command write state to prevent a malfunction from being caused by noise.



Fig. 1 Serial Interface Input Timing

#### Identification of data bus signals

The SED1240 series identifies each data bus signal by a combination of A0 and  $\overline{WR}$  (E) as shown in Table 3.

Common	68 series	80 series	Function
A0	(E)	WR	Function
1	1	0	Writes into the RAM and symbol register.
0	1	0	Writes into the internal register (commands)

#### Table 3

#### **Chip select**

The SED1240 series has chip select pin  $\overline{CS}$ . Only when  $\overline{CS} = "L"$ , the MPU interface is enabled. In the other states than the chip select state, D0 to D7 and A0,  $\overline{WR}$ , SI, and SCL inputs are invalidated. When an serial input interface is selected, the shift register and the counter are reset. However, the  $\overline{RES}$  input can be performed regardless of the  $\overline{CS}$  state.

## **Power Circuit**

The power circuit built in the SED1240 series is a low power consumption power circuit that generates a voltage required for liquid crystal drive, and consists of a boosting circuit, voltage regulating circuit, and voltage follower.

The power circuit capacity is set for a small-scale liquid crystal panel.

In the case of a liquid crystal panel with a large display capacity, the display quality may be remarkably degraded. In this case, an external power supply is required.

Functional selection is performed by power control commands.

Some parts of the external power supply and the internal power supply can be used together.

	Boosting	Voltage regulat-	Voltage	External	Boosting
	circuit	ing circuit	follower	voltage input	system pin
	0	0	0	Vss2	USE
Note 1	×	0	0	Vout, Vss2	OPEN
Note 2	×	×	0	V5, VSS2	OPEN
Note 3	×	×	×	V1, V2, V3, V4, V5	OPEN

Table 4

Note 1: When the boosting circuit is turned off, set the boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) to OPEN so that liquid crystal drive voltages may be applied to the VOUT pin from the outside.

Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, set the VOUT pin and the boosting system pins to OPEN and connect the V5 pin to give liquid crystal drive voltages from the outside.

Note 3: When all the built-in power supplies are turned off, liquid crystal drive voltages V1, V2, V3, V4, and V5 are supplied from the outside and set the CAP1+, CAP1-, VSS2 and VOUT pins to OPEN.

## **Boosting circuit**

The SED1240 series is provided with a boosting circuit for triple boosting and double boosting for the potential between VDD and VSS2.

For triple boosting, connect a capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between VDD and VOUT, and the VDD - VSS2 potential is tripleboosted to the negative side and output to the VOUT pin. For double boosting, connect a capacitor between CAP1+ and CAP1- and between VDD and VOUT, set CAP2+ to OPEN, and connect CAP2- to VOUT, and the VDD - VSS2 potential is double-boosted to the negative side and output to the VOUT pin.

Because the boosting circuit uses signals from the oscillator output, the internal oscillating circuit or the external clock must be in operation.

The relation of boosting voltages is shown below.

Set the potential between the VDD and VSS2 to ensure that the VOUT does not exceed the permissible operating voltage range of VSS - VOUT (V5) when double or triple boosted.



Potential relation of triple boosting voltages

Potential relation of double boosting voltages

\* Set the VSS2 voltage range to ensure that VOUT terminal voltage does not exceed the permissible operating voltage range of VSS - VOUT and absolute maximum rating.

#### Voltage regulating circuit

The boosting voltage generated at VOUT is output as a liquid crystal drive voltage of V5 through the voltage regulating circuit.

The SED1240 series is provided with a high-precision constant-voltage source, a 32-step electronic volume function, and a V5 voltage regulating resistor. This permits constructing a high-precision voltage regulating

circuit with a small quantity of parts. The voltage regulating circuit outputs VEV and has a temperature gradient of about -0.04%.

As the V5 voltage regulating resistor, a built-in resistor or an external resistor can be selected by command as a matter of configuration.

[When using an external resistor (No use of V5 voltage regulating built-in resistor is set by command.)] The V5 voltage can be obtained from the following expression (1) by adjusting resistors Ra and Rb within the range of | V5 | < | VOUT |.



 $V_5 = (1 + \frac{R_b}{R_a}) \bullet V_{EV}$  (1)

In this case, VEV is determined by the constant-voltage source in the IC and by setting the electronic volume. When the electronic volume value is (00000), VREG  $\approx$  2.0 V, being constant.

For voltage adjustment of V5 output, connect a variable resistor among VR, VDD, and V5. For fine voltage adjustment of V5 output, it is recommended to combine fixed resistors R1 and R3 with variable resistor R2.

[R1, R2 and R3 setup example]

- $R1 + R2 + R3 = 1.2 M\Omega$  (Determined by the current value I05 flowing between VDD and V5. Supposing I05  $\leq 5 \mu$ A)
- Minimum voltage of V5: -6 V (Determined by liquid crystal characteristic)
- Variable voltage range by R2: -4 to -6 V (Determined by the liquid crystal characteristic)
- When the electronic volume register is set to (0, 0, 0, 0, 0), VEV = 2.0 V (TYP). Accordingly, each resistor value can be calculated by the above conditions and expression ① as follows.

 $R1 = 400 \text{ K}\Omega$ 

$$R2 = 200 \text{ K}\Omega$$

- $R3 = 600 \text{ K}\Omega$
- Note 1: The input impedance of the VR pin is high, so it is necessary to take a proper measure against noise for short wiring and shielding wiring.

[When using the V5 voltage regulating built-in resistor (Use of V5 voltage regulating built-in resistor is set by command.)] When the V5 voltage regulating built-in resistor and the electronic volume function are used, the liquid crystal supply voltage V5 can be controlled and the density of liquid crystal display can be controlled by commands only without adding any external resistor.

The V5 voltage can be obtained by the following expression (2) by adjusting resistors Ra and Rb within the range of |V5| < |V0UT|.

$$V_5 = (1 + \frac{R_b}{R_a}) \bullet V_{EV}$$

In this case, VEV is determined by the constant-voltage source within the IC and by setting the electronic volume. When the electronic volume value is (00000), VREG  $\approx 2.0$  V, being constant.

Vo



The voltage range of the V5 output can be adjusted by changing the built-in resistor ratio (1 + Rb/Ra) by command. Reference values are shown in Table 5 and Fig. 2.

Table 5	V5 voltage regulating built-in resistor ratio
	set values (reference values)

Com	mand	
IR1	IR0	(1 + RD/Ra)
0	0	2.81
0	1	3.27
1	0	3.72
1	1	4.21

V5 voltage by V5 voltage regulating built-in resistor ratio set value and electronic volume resistor value (reference value) [Fig. 2]



Fig. 2

• Voltage regulating circuit using the electronic volume function

When the electronic volume function is used, the liquid crystal drive voltage V5 can be controlled by the command to adjust the density of liquid crystal display. Regarding this method, set 5-bit data in the electronic

volume register, and the liquid crystal drive voltage V5 can take one of 32 states of voltage value. When the electronic volume function is used, the voltage regulating circuit must be turned on by the power control command.

[Constant setup example when using the electronic volume function]



$$V_{5} = (1 + \frac{R_{b}}{R_{a}}) \times V_{EV}$$
  
However: VEV = VREG –  $\alpha$   
 $\alpha$  = VREG / 150

Table 6
---------

No.	Electronic volume register	α	V5
0	(0, 0, 0, 0, 0)	0	Large
1	(0, 0, 0, 0, 1)	1α	•
2	(0, 0, 0, 1, 0)	2α	•
3	(0, 0, 0, 1, 1)	3α	•
•	•	•	•
•	•	•	•
30	(1, 1, 1, 1, 0)	n-1α	•
31	(1, 1, 1, 1, 1)	nα	Small

When the electronic volume function is not used, set the electronic volume register to (0,0,0,0,0).

## Liquid crystal voltage generating circuit

The V5 potential is resistance-divided by the built-in resistor of the IC or external resistors Ra and Rb, generating potentials V1, V2, V3, and V4 required for liquid crystal drive. Furthermore, potentials V1, V2, V3, and V4 are impedance-converted by the voltage follower and supplied to the liquid crystal drive circuit.

Regarding the liquid crystal drive voltage, the 1/5 bias or 1/4 bias can be selected by command. For liquid crystal power pins, capacitors C2 for voltage stabilization must be connected to pins V1 to V5 externally.

A reference circuit example of each case is shown below.







(Example of Vss2 = Vss, double boosting)



[When using no V5 voltage regulating built-in resistor] (Example of Vss2 = Vss, triple boosting)



(Example of Vss2 = Vss, double boosting)



Reference set values: C1: 0.47 to 4.7  $\mu$ F It is recommended to set optimum values suitable for the panel size in C2: 0.1 to 4.7  $\mu$ F is recommended to set optimum values suitable for the panel size in capacitors C1 and C2 while watching the liquid crystal display and drive waveforms.

(2) Using only the voltage regulating circuit and the voltage follower.





Vss

Vss2

CAP1+

CAP1-

CAP2+

CAP2-

Vout

V5

Vr

V1

V2

V<sub>3</sub>

V4

V5

Vs1

VDD, VO

Rз

 $\sim \sim$ 

∕⁄∕∖ R1 SED124XDxx







Reference set values: C1: 0.47 to 4.7 μF It is recommended to set optimum values suitable for the panel size in C2: 0.1 to 4.7 μF capacitors C1 and C2 while watching the liquid crystal display and drive waveforms.

- \*1 Because the input impedance of the VR pin is high, use a short wire and a shielding wire.
- \*2 Determine C1 and C2 values depending on the size of the LCD panel to be driven. Set proper values that permit stabilizing the liquid crystal drive voltages.
  - [Setting example] Turn on the voltage regulating circuit and the voltage follower and give a voltage to VOUT from the outside.
    - Display a LCD heavy load pattern like horizontal stripes and determine a C2 value so that the liquid crystal drive voltages (V1 to V5) may be stabilized. However, it is necessary to set the same capacity value in C2 in every case.
    - Next, turn on the built-in power supply and determine a C1 value.
- \*3 Connect a capacity between VDD and VSS for voltage stabilization.

V5

Vs1

 $C_2$ 

When driving a liquid crystal panel with heavy alternating or direct current load using an internal power supply



#### High power mode

The power circuit built-in the SED1240 series is a low power consumption type. (when the high power mode is OFF)

Accordingly, in the case of a large load liquid crystal or panel, the display quality may be degraded. In this case, the display quality can be improved by entering HPM = '1' by command. Before determining whether or not to use this mode, it is recommended to make a display check with a real machine.

In case the display quality cannot be improved satisfactorily though the high power mode is set, a liquid crystal drive power must be supplied from the outside.

## Low Power Consumption Mode

The SED1240 series is provided with the standby mode/ sleep mode to attain low power consumption in the standby status of the unit.

#### • Standby mode

The standby mode is turned on and off by the power save command and display off/booster circuit off command. Only static icons can be displayed.

- Liquid crystal display output COM1 to COM32, COMS1, COMS2: VDD level SEG1 to SEG80: VDD level SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be caused to come on by static drive. Control the static icon display by SEGSA, B, C, D, E, F, G, H, I, J, COMSA by the static icon RAM.
- 2. Contents of DDRAM, CGRAM, and symbol register The written contents are kept in memory regardless of the ON/OFF status of the standby mode.
- 3. The operation mode remains in the status provided before execution of the standby mode. The internal circuit for dynamic display output is stopped.
- 4. Oscillating circuit For static display, the oscillating circuit must be ON.

circuit, we recommend that you connect an external resistance in order to stabilize the level of the internal voltage follower outputs V1, V2, V3 and V4.

Reference setting value: R4: 100 k ohm to 1 M ohm

For resistance value R4, we recommend that you set it to an optimum value according to the liquid crystal panel indication and the drive waveform.

#### • Sleep mode

Turn off the power circuit and the oscillating circuit, set '0' in all the data of the static icon register, and execute the power save command.

Then, the sleep mode is set and the current consumption can be reduced to a value close to the static current.

- Liquid crystal display output COM1 to COM32, COMS1, COMS2: VDD level SEG1 to SEG80, SEGS1, 2, 4, 5: VDD level SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Set '0' in all the data of the static icon register and blink ON/ OFF (for static icons).
- 2. Contents of SSRAM, CGRAM and symbol register The written contents can be kept in memory regardless of the ON/OFF status of the sleep mode.
- 3. The operation mode remains in the status provided before execution of the sleep mode. All the internal circuits are stopped.
- Power circuit and oscillating circuit Turn off the built-in power supply and oscillating circuit by the power save command and the power control command.

\* Caution: If the oscillating circuit is stopped with the static icon register data and blinking kept off, previous display will remain on the icon. To avoid this, be sure to turn off the data and blinking before stopping the oscillating circuit.

## Reset Circuit

When the  $\overline{\text{RES}}$  input becomes active, this LSI will be put into the initial setup status. Resetting is performed at the 'L' level of the  $\overline{\text{RES}}$  input signal.

- Initial setup status
- 1. Line scroll register
  - LS1, 0 = 0 : Scroll amount 0 line
- 2. Line blink control

- LB4 = 0: DDRAM line 4 blink OFF LB3 = 0: DDRAM line 3 blink OFF LB2 = 0: DDRAM line 2 blink OFF LB1 = 0: DDRAM line 1 blink OFF 3. Vertical double-size display register DD4 = 0: Line 4 is displayed in standard form. DD3 = 0: Line 3 is displayed in standard form. DD2 = 0: Line 2 is displayed in standard form. DD1 = 0: Line 1 is displayed in standard form.
- 4. Display ON/OFF register
  - C = 0 : Cursor OFF
  - B = 0 : Blink OFF
  - D = 0 : Display OFF
  - RE = 0 : Extended register OFF
- 5. Power save register
  - O = 0 : Oscillating circuit OFF
  - PS = 0 : Power save OFF
- 6. Power control register
  - HPM = 0 : High power mode OFF
  - VC = 0 : Voltage regulating circuit OFF
  - VF = 0 : Voltage follower OFF
  - P = 0 : Boosting circuit OFF
  - IRS = 1 : For built-in resistor
  - BAS = 0 : 1/5 bias
  - IR1,0 = 00 : Rb/Ra = small
- 7. System set register
  - CG = 0 : CGRAM not used
  - CS = 0 : Left shift
  - SS = 0 : Normal display
  - R1, 0 = 0 : Standard ROM + OPTION ROM1
- 8. Electronic volume
- (0,0,0,0,0)
- 9. Static icon ON/OFF control

## **Overview of Commands**

(SEGSA, B, C, D, E, F, G, H, I, J) =

(0,0,0,0,0,0,0,0,0,0): Display OFF

10. Static icon blink control

(SEGSA, B, C, D, E, F, G, H, I, J) = (0,0,0,0,0,0,0,0,0,0): Blink OFF

As seen in MPU Interface, the RES pin inputs data at the same timing as MPU resetting and performs initialization concurrently with the MPU. However, if this pin is put into the high impedance for a certain period after the MPU bus and ports are reset, perform a reset input after the input to the SED1240 series is definitively set.

For the reset signal, it is necessary to input '0' level pulses at least for  $10 \,\mu s$  as described in DC Characteristics. The ordinary operation will be started in 1  $\mu s$  or more after the rising edge of the RES signal. When the RES pin becomes active, each register will be cleared and set to the above setup status.

If initialization is not executed by the RES pin when the supply voltage is applied, a clear disable status may appear.

In case the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

## **DESCRIPTION OF COMMANDS**

Table 7 shows a command table. The SED1240 series identifies each data/command by a combination of A0 and  $\overline{WR}$  (E).

An extended command can be selected by the RE bit in the command.

Interpreting and executing commands are performed only at the internal timing. This permits high-speed processing.

Т	al	ol	е	7	

Command type	Command name	RE	A0	WR
Display control instructions	Cursor Home	0	0	0
	Display ON/OFF Control	0/1	0	0
	Line Blink Control	0	0	0
	Line Scroll Control	1	0	0
	Static Icon Display Control	0	1	0
	Static Icon Display Blink Control	0	1	0
	Vertical Double-size Display Control	1	0	0
Power control	Power Save	0/1	0	0
	Power Control (1)	0	0	0
	Power Control (2)	1	0	0
	Electronic Volume Control	0	1	0
System set	System Set (1)	0	0	0
	System Set (2)	1	0	0
Address control instructions	DDRAM, Symbol Register	0	0	0
	CGRAM	1	0	0
Data input instruction	Data Write	0/1	1	0

The execution time of each instruction is determined by the internal processing time of the SED1240 series. Accordingly, for executing an instruction, secure a time exceeding the cycle time (tcyc) and then execute the instruction.

0 1						Code						Eurotian
Command	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(1) Cursor	0	0	0	0	0	0	1	*	*	*	*	Moves the cursor to the home position.
Home/												(Set the address to 30H.)
Line	1	0	0	0	0	0	1	*	*	LS1	LS0	Specifies the number of display scrolls in units of line.
Scroll												IS1 IS0 Function
Control												0 0 Scroll amount 0 line
												0 1 One-line unward scroll
												1 0 Two-line upward scroll
												1 1 Three-line unward scroll
(-)												
(2) Line	0	0	0	0	0	1	0	LB4	LB3	LB2	LB1	Exerts blink control for each specified line.
Blink/												LB4 = 1 (Blinks the display for line 4 of DDRAM in
Vertical												black-and-white reverse form.)
Double-												LB4 = 0 (Does not blink the display for line 4 of
Display												I B3 – 1 (Blinks the display for line 3 of DDRAM in
Control												black-and-white reverse form )
Control												I B3 = 0 (Does not blink the display for line 3 of
												DDRAM.)
												LB2 = 1 (Blinks the display for line 2 of DDRAM in
												black-and-white-reverse form.)
												LB2 = 0 (Does not blink the display for line 2 of
												DDRAM.)
												LB1 = 1 (Blinks the display for line 1 of DDRAM in
												black-and-white reverse form.)
												LB1 = 0 (Does not blink the display for line 1 of
												DDRAM.)
	1	0	0	0	0	1	0	DD4	DD3	DD2	DD1	Displays the specified DDRAM line in vertical double-
												size form.
												DD4 = 1 (Displays the data for line 4 of DDRAM in
												vertical double-size form.)
												DD4 = 0 (Displays the data for line 4 of DDRAM in
												standard form.)
												DD3 = 1 (Displays the data for line 3 of DDRAM in
												vertical double-size form.)
												DD3 = 0 (Displays the data for line 3 of DDRAM in
												standard form.)
												UDZ = 1 (Displays the data for line 2 of DDRAM in
												DD2 = 0 (Displays the data for line 2 of DDB AM in
												standard form )
												$DD1 = 1$ (Displays the data for line 1 of DDR $\Delta M$ in
												vertical double-size form.)
												DD1 = 0 (Displays the data for line 1 of DDRAM in
												standard form.)

## Table 8 SED1240 Series Command Table

						Code						Function
Command	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(3) Display	0/1	0	0	0	0	1	1	С	В	RE	D	Sets cursor ON/OFF, cursor blink ON/OFF (B),
ON/OFF/												display ON/OFF (D), use/no-use of extended register
Extended												(RE), and electronic volume LBS (RE).
Register												C= 1 (cursor ON) C = 0 (cursor OFF)
ON/OFF												B = 1 (blink ON) $B = 0$ (blink OFF)
Control												D = 1 (display ON) $D = 0$ (display OFF)
												RE = 1 (extended RE = 0 (extended
												register ON) register OFF)
(4) Power	0/1	0	0	0	1	0	0	*	*	0	PS	Sets power save ON/OFF (PS) and oscillating circuit
Save												ON/OFF (O).
Control												PS = 1 (power save ON) PS = 0 (power save OFF)
												O = 1 (oscillation ON) $O = 0$ (oscillation OFF)
(5) Power	0	0	0	0	1	0	1	HPM	VC	VF	Р	Sets high power mode ON/OFF (HPM), voltage
Control												regulating circuit ON/OFF (VC), voltage follower ON/
												OFF (VF), and boosting circuit ON/OFF (P).
												HPM = 1 (high power $HPM = 0$ (high power
												mode ON) mode OFF)
												VC = 1 (voltage $VC = 0$ (voltage
												regulating
												circuit ON) circuit OFF)
												VF = 1 (voltage $VF = 0$ (voltage
												follower ON) follower OFF)
												P = 1 (boosting $P = 0$ (boosting
												circuit ON) circuit OFF)
	1	0	0	0	1	0	1	IRS	BAS	IR1	IR0	Sets V5 voltage regulating resistor selection (IRS),
												LCD bias set (BAS), and V5 voltage regulating built-in
												resistor ratio set (IR1, IR0).
												IRS = 1 (use of built- IRS = 0 (no use of built-
												in resistor) in resistor)
												BAS = 1 (1/4 bias) BAS = 0 (1/5 bias)
												(IR1, IR0) = (Rb/Ra ratio
												(11, 10, 01, 00) large to small)
(6) System	0	0	0	0	1	1	0	R1	R0	CS	CG	Sets ROM option (R1, R0), use/no use of CGRAM
Set												(CG), and COM shift direction (CS)
												CG = 1 (use of $CG = 0$ (no use of
												CGRAM) CGRAM)
												CS = 1 (right shift) $CS = 0$ (left shift)
												0 1 Standard ROM + OPTION ROM2
												1 U Standard ROM + OPTION ROM3
	1	0	0	0	1	1	0	*	*	SS	*	Sets the normal/reverse display (SS) of each segment
												character.
												SS = 1 (reverse) SS = 0 (normal)
(7) RAM	0	0	0	1	ADDRESS							Sets the address of DDRAM, static icon RAM or
Address												electronic volume RAM.
Set	1	0	0	1			A	DDRES	SS			Sets the address of CGRAM or symbol register RAM.

						Code						Function
Command	RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0	Function
(8) RAM	0/1	1	0	DATA							Writes data into the DDRAM, CGRAM, symbol	
Data												register RAM, static icon RAM or electronic volume
Write												RAM.
												This is determined by the address set instruction
												executed immediately before writing data.
(9) NOP	0/1	0	0	0	0	0	0	0	0	0	0	A command for NON-OPERATION. This also serves
												as a test mode clear command, so it is recommended
												to input it periodically.
(10) Test	0/1	0	0	0	0	0	0	*	*	*	*	A command for IC chip test. Don't use this command.
Mode												

## **Description of Command Functions**

#### **Cursor home**

Function: Presets the address counter to 30H. Only when the previous RAM access is made to the area of RE = 0 of the RAM map, the cursor is moved to digit 1 on line 1 if the cursor is displayed.

If line scroll is set, it is cleared to the scroll amount = 0 line.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	*	*	*	*

\* : Don't Care

## Line scroll control

Function: Controls the display scroll amount for each line.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	1	*	*	LS1	LS0
								* : D	on't	Care

LS1	LS0	Function
0	0	Scroll amount 0 line
0	4	Scrolls 1 line upward.
0		(display line 1 from DDRAM line 2)
4	0	Scrolls 2 lines upward.
	0	(display line 1 from DDRAM line 3)
4	4	Scrolls 3 lines upward.
I	I	(display line 1 from DDRAM line 4)

SED1240 Series • When 2-line scroll has been performed upward at the 4-line display



• When 2-line scroll has been performed upward at the 2-line display [(LS1, LS2) = (1, 0)]



#### Line blink display control

Function: Displays the specified line in back-and-while reverse form. The specified line corresponds to the address line of the DDRAM. (Not the display line)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	LB4	LB3	LB2	LB1

• Displays the specified line of the DDRAM in blackand-white form by setting LB4 to LB1.

LB4	= 0	: Displays the data for line 4 of
		the DDRAM in standard form.
		(no blink)
		[DDRAM 60H to 6FH]
LB4	= 1	: Displays the data for line 4 of
		DDRAM in black-and-white
		reverse blink form.
		[DDRAM 60H to 6FH]
LB3	= 0	: Displays the data for line 3 of
		the DDRAM in standard form.
		(no blink)
		[DDRAM 50H to 5FH]

- LB3 = 1 : Displays the data for line 3 of the DDRAM in black-and-white reverse blink form. [DDRAM 50H to 5FH]
- LB2 = 0 : Displays the data for line 2 of the DDRAM in standard form. (no blink) [DDRAM 40H to 4FH]
- LB2 = 1 : Displays the data for line 2 of the DDRAM in black-and-white reverse blink form. [DDRAM 40H to 4FH]
- LB1 = 0 : Displays the data for line 1 of the DDRAM in standard form. (no blink) [DDRAM 30H to 3FH]
- LB1 = 1 : Displays the data for line 1 of the DDRAM in black-and-white reverse blink form. [DDRAM 30H to 3FH]
- fBLINK = 1 to 2Hz.
- Blinking is performed at the same frequency as cursor blink.

If blinking is caused to occur at the same time, the cursor position will be hard to know.

## Vertical double-size display control

Function: Displays the specified line in vertical doublesize form.

The specified line corresponds to the address of the DDRAM.

(Not the display line)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	1	0	DD4	DD3	DD2	DD1

• Displays the specified line of the DDRAM in vertical double-size form by setting DD4 to DD1.

DD4	= 0	: Displays the data for line 4 of
		the DDRAM in standard form.
		[DDRAM 60H to 6FH]
DD4	- 1	· Displays the data for line 4 of

DD4 = 1 : Displays the data for line 4 of the DDRAM in vertical doublesize form. [DDRAM 60H to 6FH]

- DD3 = 0 : Displays the data for line 3 of the DDRAM in standard form. [DDRAM 50H to 5FH] DD3 = 1 : Displays the data for line 3 of
  - = 1 : Displays the data for line 3 of the DDRAM in vertical doublesize form.[DDRAM 50H to 5FH]
- DD2 = 0 : Displays the data for line 2 of the DDRAM in standard form. [DDRAM 40H to 4FH]
- DD2 = 1 : Displays the data for line 2 of the DDRAM in vertical doublesize form.
- DD1 = 0 [DDRAM 40H to 3FH] : Displays the data for line 1 of the DDRAM in standard form. [DDRAM 30H to 3FH]
- DD1 = 1 : Displays the data for line 1 of the DDRAM in vertical doublesize form. [DDRAM 30H to 3FH]

• Example of vertical double-size display An example of 4-line display will be cited for explanation.



• Example of vertical double-size display (characters)

#### [Standard display]



[Vertical double-size display]

Ì	- When the	under her ou	roor in diaploy	d this will also	be of double	0170

When the under-bar cursor is displayed, this will also be of double-size.
#### **Display ON/OFF control**

Function: Sets both display and cursor ON/OFF, and extended register access.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	1	1	С	В	RE	D

- Display ON/OFF is specified by setting D.
  - D = 0 : Display ON
  - D : Display ON = 1
- Character blink ON/OFF at the cursor position is specified by setting B. However, when the cursor is OFF, this bit is invalidated.
  - = 0 : Cursor blink OFF В
  - В = 1 : Cursor blink ON
- Cursor ON/OFF is specified by setting C.
  - = 0 : No display of cursor С С
    - : Display of cursor = 1
- · Example of cursor display

- Extended register access is specified by setting RE. : Extended register OFF RE = 0
  - RE = 1: Extended register ON
- The relation between C/B register and cursor display is shown in the following table.

С	В	Cursor display
0	0	No display (fixed)
0	1	No display (fixed)
1	0	Display of under-bar cursor
1	1	Alternate display of display characters and black-and-white reversed display characters



The cursor display position is indicated by the address counter. Accordingly, when moving the cursor, change the address counter value by the RAM address set command or the auto increment by the RAM data write command.

To display the under-bar cursor when character data (CGRAM) at the cursor position, the position corresponding to the cursor position will be displayed in black-and-white reverse form.

If the address counter is set to the symbol register position at (C, B) = (1, 1), symbols can be caused to blink selectively (every 5 dots because symbols correspond to characters).

#### Power save

Function: Controls the oscillating circuit and sets and resets the power save mode and the sleep mode.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	1	0	0	*	*	0	PS
								* : D	on't	Care

• Power save mode ON/OFF is specified by setting PS. PS = 0 : Power save OFF (reset)

- PS = 1 : Power save ON (set)
- Oscillating circuit ON/OFF is specified by setting O. • 0 = 0: Oscillating circuit OFF
  - (stop of oscillation) 0 : Oscillating circuit ON = 1 (start of oscillation)

#### Power control (1)

Function: Controls the operation of the built-in power circuit.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	1	HPM	VC	VF	Р
								* : D	on't	Care

- Boosting circuit ON/OFF is specified by setting P. For operating the boosting circuit, the oscillating circuit must be in operation.
  - Р = 0 : Boosting circuit OFF
  - Р = 1 : Boosting circuit ON
- Voltage follower ON/OFF is specified by setting VF. VF = 0 : Voltage follower OFF
  - VF = 1 : Voltage follower ON
- Voltage regulating circuit ON/OFF is specified by setting VC. VC
  - : Voltage regulating circuit OFF = 0
- VC = 1 : Voltage regulating circuit ON. • High power mode ON/OFF is specified by setting HPM.
  - HPM = 0: High power mode OFF
  - HPM = 1 : High power mode ON

#### Power control (2)

Function: Controls the operation of the built-in power circuit.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	0	1	IRS	BAS	IR1	IR0
								* : D	on't	Care

The relation of IR0 and option combinations is shown • in the following table.

IR1	IR0	(1 + Rb/Ra)
0	0	Small
0	1	
1	0	↓ ↓
1	1	Large

· Bias selection is performed by setting BAS.

 $= 0^{-1}$  : 1/5 bias BAS BAS

- = 1 : 1/4 bias
- Either built-in V5 voltage regulating resistor or external resistor (no use of built-in resistor) is selected by setting IRS.

IRS	= 0	: No use of built-in resistor
IRS	= 1	: Use of built-in resistor

#### System set (1)

Function: Selects an option ROM and sets the common shift direction and the use/no use of CGRAM.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	1	0	R1	R0	CS	CG

• The relation of R1 and R0 combinations is shown in the following figure.

R1	R0	ROM combination
0	0	Standard ROM (160 characters or 154 characters) + option ROM1 (96 characters)
0	1	Standard ROM (160 characters or 154 characters) + option ROM2 (96 characters)
1	0	Standard ROM (160 characters or 154 characters) + option ROM3 (96 characters)
1	1	Standard ROM (160 characters or 154 characters) + option ROM4 (96 characters)

• The COM shift direction is specified by setting CS. CS

$$= 0 : COM left shift(COM1 \rightarrow COM32 \rightarrowCOMS1 \rightarrow COMS2)$$
$$= 1 : COM right shift(COM32 \rightarrow COM1 \rightarrowCOMS1 \rightarrow COMS2)$$

• The use/no use of CGRAM is specified by setting CG. = 0 : No use of CGRAM CG CG : Use of CGRAM = 1

#### System set (1)

CS

Function: sets the normal/reverse display of SEG characters.

This function operates for each character.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	1	1	0	*	*	SS	*

\* : Don't Care

• The normal/reverse display of SEG is specified by setting SS.

> SS = 0 : Normal display of SEG SS

= 1 : Reverse display of SEG

• For the symbol register RAM output, only the normal display is available.

• Example of display (compared by the same mounting method)



## RAM address set (1) [DDRAM, static icon RAM, electronic volume RAM]

Function: Sets the address for writing data into the DDRAM, static icon RAM (including blink control), and electronic volume RAM in the address counter. When the cursor appears, it is displayed at the display position corresponding to the DDRAM address set by this command. (When the static icon RAM or electronic volume RAM is specified, the cursor disappears on the display.)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1			AD	DRE	ESS		

- (1) The settable address is the address 00H to 7FH in D6 to D0.
- (2) When writing data in the RAM, set the address for writing data by this command. Next, when data is written in succession, the address will be automatically incremented. (00H to 7FH  $\rightarrow$  00H)
- (3)  $\underline{RE} = 0$ , 09H is for testing. Be sure not to use it!

# RAM address set (2) [CGRAM, symbol register RAM]

Function: Sets the address for writing data into the CGRAM or symbol register RAM in the address counter.

When the CGRAM address is set, the cursor will disappear on the display. When the symbol register RAM is set, the cursor moves to the corresponding symbol position, causing this symbol to blink selectively.

When the cursor home command is executed immediately after execution of this instruction (before execution of RAM Address Set (1)), the cursor will not be displayed. (Because the address is set at address 30H of RE-1 of the RAM map.)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1			AD	DRE	ESS		

- (1) The settable address of the address of 00H to 7FH in D6 to D0.
- (2) When writing data in the RAM, set the address for writing data by this command. Next, if data is written in succession, the address will be automatically incremented. (00H to 7FH  $\rightarrow$  00H)
- $(3) \frac{\text{RE} = 1, 30\text{H} 5\text{FH i8s set to No Use. It is not}}{\text{available.}}$

#### <Example of Address Set>



#### [SED1240 RAM map] (4-line 16-digit display)

RE	Low High order order	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F								
	0XH	9	SI	S	IB		Unu	ised		EV	TES	T T		Unu	ised										
	1XH								Unı	ised								Cumbol registery							
	2XH								Unı	ised								COMS1, 2							
0	зхн							D	DRAI	V line	: 1							For static icon:							
0	4XH	DDRAM line 2														COMSA, SEGSA - J									
	5XH		DDRAM line 3																						
	6XH	DDRAM line 4																							
	7XH	DDRAM line 5																							
	0XH			С	GROI	M(00	H)					С	GRO	M(01	H)										
	1XH			С	GROI	M(02	H)					С	GRO	M(03	H)										
	2XH			С	GROI	M(04	H)					С	GRO	M(05	H)										
4	3XH								Unı	ised															
1	4XH								Unu	used															
	5XH	Unused																							
	6XH	Symbol register																							
	7XH	Symbol register																							

SI Static icon RAM

SIB Static icon blink control RAM

EV Electronic volume RAM

TEST: Testing register. Don't use it.

RE	Low High order order	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F							
	0XH	S	SI	S	IB		Unu	ised		EV	TES	Т		Un	used									
	1XH		Unused														Sumbol register							
	2XH								Unu	used								COMS1, 2						
0	ЗХН		DDRAM line 1														For static icon:							
0	4XH		DDRAM line 2														COMSA, SEGSA - J							
	5XH		DDRAM line 3																					
	6XH		DDRAM line 4																					
	7XH							D	DRAI	M line	5													
	0XH			С	GRO	M(00	H)					C	GRC	M(01	H)									
	1XH			С	GRO	M(02	H)					C	GRC	M(03	H)									
	2XH			С	GRO	M(04	H)					C	GRC	M(05	H)									
1	зхн								Unu	used														
1	4XH								Unu	used														
	5XH	Unused																						
	6XH	Symbol register																						
	7XH		Symbol register																					

[SED1240 Series RAM map] (2-line 16-digit display)

SI :Static icon RAM

SIB Static icon blink control RAM

EV Electronic volume RAM

TEST: Testing register. Don't use it.

[Display range of each master]

The following shows the display range for the DDRAM area when the vertical double size is unspecified and scroll amount is 0 line:

SED1240 (4 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
	2nd line on display	RE = 0	40H to 4FH
	3rd line on display	RE = 0	50H to 5FH
	4th line on display	RE = 0	60H to 6FH
SED1241 (3 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
· · · · · ·	2nd line on display	RE = 0	40H to 4FH
	3rd line on display	RE = 0	50H to 5FH
SED1242 (2 lines by 16 columns)	1st line on display	RE = 0	30H to 3FH
	2nd line on display	RE = 0	40H to 4FH

#### RAM data write

Function: Writes data in the RAM areas of the DDRAM, CGRAM, symbol register RAM, static icon RAM, and electronic volume RAM. Before this command, be sure to execute the address set command. After that, each time data is written, the

address will be automatically incremented. (Regarding the RE bit, the contents set by the command will be kept in memory.)

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0/1	1	0				DA	TA			

- (1) Data is written into the DDRAM, CGRAM, symbol register RAM, static icon RAM, or electronic volume RAM.
- (2) The address counter is automatically incremented by 1, so data can be written in succession. However, the address counter advances from 00H to 7FH to 00H. Accordingly, when writing data into the CGRAM, take care not to write it at the addresses subsequent to 30H.

<Data write example>

An example of writing one line of data into the DDRAM continuously is shown below.



#### NOP

Function: A no-operation command. No operation is performed functionally. However, because a test mode reset function exists inside, the test mode can be reset if the IC is put into this mode by an effect of noise. It is recommended to add this command at

each breakpoint of the program.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	0	0	0	0	0	0

#### Test mode

Function: An IC test mode set command. Don't use it in any case.

RE	A0	WR	D7	D6	D5	D4	D3	D2	D1	D0
0/1	0	0	0	0	0	0	*	*	*	*

# CHARACTER GENERATOR

# **Character Generator ROM (CGROM)**

The SED1240 series is provided with a character generator ROM consisting of up to 544 types of characters. Each character size is of a structure of  $5 \times 8$  dots.

A character code table of the SED1240 series is shown in CGROM Table X to X. In this case, which of CGROM and CGRAM should be used for the 6 characters of 00H to 05H of the character code is specified by the system set command.

The following shows the standard font specified for SED1240 series:

SED1240DAB, SED1240T0A: JISS1 (Font A) SED1240DBB, SED1240T0B: ASCII (Font B) SED1240DGB, SED1240T0G: JISS2 (Font G)

SED1241DAB, SED1241T0A: JISS1 (Font A) SED1241DBB, SED1241T0B: ASCII (Font B) SED1241DGB, SED1241T0G: JISS2 (Font G)

SED1242DAB, SED1242T0A: JISS1 (Font A) SED1242DBB, SED1242T0B: ASCII (Font B) SED1242DGB, SED1242T0G: JISS2 (Font G) The CGROM of the SED1240 series is a mask ROM and is compatible with the user's own CGROM. Please ask our sales department for further information.

H i g h

e r

4

B i

t

o f

С

o d e

# SED1240 Series

#### Lower 4 Bit of Code





# SED1240 Series

**EPSON** 





**EPSON** 







# SED1240 Series





6–43



Lower 4 Bit of Code

# SED1240 Series

Lower 4 Bit of Code







SED1240 Series

**EPSON** 





Character	RAM Address			CGR	AM da	ata (c	harad	cter p	atterr	ı)	Character display
code	(CGRAM selection: RE	= 1)	D7							D0	SEG
00H	(00H to 07H)	0	*	*	*	0	1	1	1	1	
02H	(10H to 17H)	1	*	*	*	1	0	0	0	0	
04H	(20H to 27H)	2	*	*	*	1	0	0	0	0	
		3	*	*	*	0	1	1	1	1	
		4	*	*	*	0	0	0	0	1	
		5	*	*	*	0	0	0	0	1	
		6	*	*	*	1	1	1	1	0	
		7	*	*	*	0	0	0	0	0	
01H	(08H to 0FH)	8	*	*	*	0	0	1	0	0	
03H	(18H to 1FH)	9	*	*	*	0	0	1	0	0	
05H	(28H to 2FH)	Α	*	*	*	0	1	1	1	0	
		В	*	*	*	0	1	1	1	0	
		С	*	*	*	0	1	1	1	0	
		D	*	*	*	1	1	1	1	1	
		E	*	*	*	1	1	1	1	1	
		F	*	*	*	0	0	0	0	0	
			ι	Jnuse	d	C	narac	ter da	ata		
							1:	Disp	lay		
							0:	No c	lispla	у	



				I	Bits for	symbo			
RAM address [RE = 1]	D7							D0	
	0	BONF	IORH	*	1	2	3	4	5
60H to 6FH	1	BONF	IORH	*	6	7	8	9	10
	:					•			
	F	BONF	IORH	*	76	77	78	79	80
	0	BONF	IORH	*	81	82	83	84	85
70H to 7FH	1	BONF	IORH	*	86	87	88	89	90
	:					•			
	F	BONF	IORH	*	156	157	158	159	160

D7 (BONF)	D6 (IORH)	Function
0	*	No blink
1	0	D4 to D0 blink in black-and-white reverse form.
1	1	The bits of "1" out of D4 to D0 blink.

fBLINK : 1 to 2Hz

## Static Icon RAM

The SED1240 series can display static icons in the standby mode.

Each of 10 icons can be set in respect of ON/OFF and

blink by using the pins of COMSA to SEGSA to J. The relation between static icon functions and static icon RAM write data is shown below.

RAM address				SI	data				Display
[RE = 0]	D7	D6	D5	D4	D3	D2	D1	D0	[□··· OFF ■··· ON ]
						   	   	   	SEGSA B C D E
00H	* * *	***	* * *	0 0 0	0 0 0	0 0 0	0 0 1	0 1 0	
	*	*	*	1	1	1	1	1	
							   	   	SEGSF G H I J
01H	* *	* *	* * *	0 0 0	0 0 0	0 0 0	000000000000000000000000000000000000000	011	
	*	*	*	1	1	1	1	1	

For static icons, blink ON/OFF control can be exerted independently for each pin.

RAM address				ISB data	a VS pin				Eurotion
[RE = 0]	D7	D6	D5	D4	D3	D2	D1	D0	Function
02H	*	*	*	SEGSA	SEGSB	SEGSC	SEGSD	SEGSE	Blink
03H	*	*	*	SEGSF	SEGSG	SEGSH	SEGSI	SEGSJ	0 = OFF

The following table shows a static icon ON/OFF function and static icon blink control.

RAM address				SI d	ata				Display
[RE = 0]	D7	D6	D5	D4	D3	D2	D1	D0	[□··· OFF ■··· ON ]
00H	*	*	*	1	0	¦ 1	¦ 1	0	SEGSA B C D E
02H	*	*	*	0	1	0	1	0	
									<b>f ( ( )</b>

fBLINK: 1 to 2Hz

<Cautions for static icon operation>

• Be sure to write static icon data when the oscillating circuit is on. If the data is written when the oscillating circuit is off (Sleep Mode), previous display may remain and instantaneous lighting may occur.

• To perform resetting on the RES terminal except at the time of turning on power, turn off the static icon and blinking in advance, then turn off the oscillating circuit. If resetting is performed when the static icon or blinking is on, instantaneous lighting may be caused by stopping of the oscillating circuit.

# Electronic Volume RAM

The SED1240 series is provided with an electronic volume function that permits controlling the liquid crystal drive voltage V5 and adjusting the density of liquid crystal display. The electronic volume function can select one of 32 states of the liquid crystal drive voltage by writing 5-bit data into the electronic volume RAM.

When a V5 voltage regulating built-in resistor is used, this function can attain a wider adjustment if the resistor ratio set command is used together.

The relation between electronic volume set RAM addresses and write data is shown below.

Eurotion	RAMaddress			Electr	onic	volum	nedat	а		Stata	VEV
Function	[RE=0]	D7	D6	D5	D4	D3	D2	D1	D0	Siale	VEV
		*	**	**	0	0	0	0	0	0	Vreg-0
Electronic		*	*	*	0	0	0	0	1	1	Vreg-α
		*	*	*	0	0	0	, , 1	0	2	Vreg-2α
	08H					•					
Volume									_		
		*	*	*	1	1	1	0	1	29	Vreg-29α
		*	*	*	1	1	1	1	0	30	Vreg–30α
		*	*	*	1	1	1	1	, 1	31	Vreg–31α
	09H	*	*	*	*	Т4	T2	, T1	то	_	For test

≭ :Unused

α :α=Vreg/150

Note :Address"09H"(RE=0)isusedfortest.Don'tuseit.

# **ABSOLUTE MAXIMUM RATINGS**

Item	1	Symbol	Standard value	Unit				
Supply voltage (1)		Vss	-7.0 to +0.3	V				
			-7.0 to +0.3					
Supply voltage (2)	Double boosting	Vss2	-7.0 to +0.3	V				
	Triple boosting		-6.0 to +0.3					
Supply voltage (2)		V5, Vout	-18.0 to +0.3	V				
Supply voltage (3)		V1, V2, V3, V4	V5 to +0.3	V				
Input voltage		Vin	Vss-0.3 to +0.3	V				
Output voltage		Vo	Vss-0.3 to +0.3	V				
Operating temperature	Ð	Topr	-30 to +85	°C				
Storago tomporaturo	TCP	т.	-55 to +100	ŝ				
Storage temperature	Bare chip	l str	-65 to +125					
(Vcc) Vdd Vdd Vdd								
(GND) Vss [Vss2]								

Notes: 1. All the voltage values are based on VDD = 0 V.

2. The voltages of V1, V2, V3, and V4 must always meet the condition of  $VDD \ge V1 \ge V2 \ge V3 \ge V4 \ge V5$ and the condition of  $VDD \ge V5 \ge VOUT$ ,  $VDD \ge (VSS, VSS2) \ge VOUT$ .

V5

3. If the LSI is used exceeding the absolute maximum ratings, it may result in permanent destruction. It is desirable to use the LSI in the condition of electric characteristics at ordinary operation. If this condition is exceeded, a malfunction may be caused to the LSI, having a bad effect on its reliability.

• Operating voltage range for Vss system (Vss and Vss2) and V5 system (V5)

Set the VSS2 to ensure that the VOUT does not exceed the following operating voltage range:

It applies when an external power supply is used. When using an internal power supply, make sure to set Vss in such that VOUT may not exceed the operating voltage range of V5 system given below.



# DC CHARACTERISTICS

 $[Vss = -5.5 V \text{ to } -1.8 V, Ta = -30 \text{ to } 85^{\circ}C \text{ unless otherwise specified}]$ 

	Item	Symbol		Cond	dition	min	typ	max	Unit	Applicable pin
Supply	Recommended	Vss		-	_	-3.6	_	-2.4	V	Vss *1
voltage (1)	operation					-5.5		-1.8		
Supply	Recommended	Vss2		-	_	-3.6	—	-2.4	V	Vss2
voltage (2)	operation					-5.5		-1.8		*2 *9
Supply	Recommended	<b>V</b> 5	W	hen 1/4	bias used	-16.0	—	-5.0	V	V5 *2
voltage (3)	operation		W	hen 1/5	bias used	-16.0	—	-4.5	V	
		V1, V2		_		0.6×V5	—	Vdd	V	V1, V2
		V3, V4		_		<b>V</b> 5	—	0.4×V5	V	V3, V4
High-level in	nput voltage (1)	VIHC	/IHC VSS = -2.4V to		V to -1.8V	0.1×Vss	—	Vdd	V	*3
Low-level input voltage (1)		VILC				Vss	—	0.9×Vss	V	
High-level input voltage (2)		VIHC	Vss = -5.5V to -2.4V		0.2×Vss	—	Vdd	V		
Low-level ir	put voltage (2)	VILC			Vss	—	0.8×Vss	V		
Input leak of	urrent	ILI	VIN = VDD or VSS		-1.0	—	1.0	μA	*3	
Liquid crys	tal driver ON	Ron	Ta=2	=25°C V5=-7.0V		—	20	40	KΩ	COM,SEG
resistance			$\Delta V=0$	).1V						*4
Static curre	nt consumption	Iddq		-	_	—	0.1	5.0	μA	Vdd
Dynamic	Idd	During di	splay	V5=-6\	/ no load	—	—	80	μA	VDD *5
current		At stand	зу	Oscillat	tion ON,	—	_	20	μA	VDD *6
consumptio	n			power OFF						
		At sleep		Oscillation OFF,		—	_	5	μA	Vdd
				power OFF						
		During a	ccess	fcyc=20	DOKHZ			500	μΑ	VDD *7
Input pin ca	apacity	Cin	Ta=2	5°C	f=1MHZ	—	5.0	8.0	pF	*3

Item	Symbol	Condition	min	typ	max	Unit	Applicable pin
Frame frequency	ffr	Ta=25°C Vss=-3.0V	70	100	130	Hz	*10
External clock frequency	fcк	2-line display (SED1242)	_	28.8		KHz	*10 *11
	fcк	3-line display (SED1241)	_	41.6	_	KHz	*10 *11
	fcк	4-line display (SED1240)		54.4	_	KHz	*10 *11

Item	Symbol	Condition	min	typ	max	Unit	Applicable pin
Minimum reset pulse width	trw	—	10	—	—	μs	*8
Reset start time	tres	—		—	50	ns	*8

# Dynamic system

	Item	Symbol	Condition	min	typ	max	Unit	Applicable pin
	Input voltage	VSS2	Double boosting	-5.5		-1.8	V	VSS2
Ŋ			Triple boosting	-5.5		-1.8		
ddn	Boosting output	Vout	Double boosting	-11.0		_	V	Vout
er s	voltage		Triple boosting	-16.5				
OW(	Voltage regulating	Vout	—	-16.5	—	-5.4	V	Vout
in p	circuit operating voltage							
uilt-	Voltage follower	<b>V</b> 5	—	-16.0	_	-4.5	V	V5 *12
Bſ	operating voltage							
	Reference voltage	Vreg	Ta = 25°C -0.05%/°C	-2.06	-2.0	-1.94	V	—

\*1: The wide operating voltage range is guaranteed except the case where a sudden voltage change occurs during MPU access. In the low-supply voltage data holding characteristic,

In the low-supply voltage data holding characteristic, it is applied in the sleep mode and MPU access cannot be guaranteed

- \*2: At triple boosting, take care about supply voltage VSS2 so that it may not exceed the V5 operating voltage range.
- \*3: D0 to D5, D6 (SCL), D7 (SI), A0, RES, CS, WR (E), P/S, IF. C86. CK
- \*4: This is a resistance value when a voltage of 0.1 V is applied between output pins SEGn, SEGSn, COMn, and COMSn, and each power pin (V1, V2, V3, V4). This is specified within the range of operating voltage (2).

 $RON = 0.1 V / \Delta I$ 

( $\Delta$ I: A current flowing when 0.1 V is applied between the power supply and the output)

- \*5: Applies under the following conditions:
  - No access from MPU during all characters 'H' display
  - The built-in circuit and oscillating circuit are operating.
  - CGRAM unused, HPM = 0 specified, Vss = -3.0
- \*6: Applies under the following conditions:
  - Standby mode
  - ALl the built-in power circuit off
  - Display off
  - Oscillating circuit on
- \*7: Indicates that fcyc is used for writing at all times. The current consumption during access is approximately proportional to the access frequency (fcyc).
- \*8: Specifies the RES signal minimum pulse width. To perform resetting, it is necessary to input the pulse having a width of tRW or more. Original, the method for reset case 1 is used, but the method for reset case 2 can also be used if the reset start time condition of tRES or less is satisfied.

- \*9: The boosting circuit performs boosting, using voltage between the VDD and VSS2 as source voltage. Check the VSS2 input voltage to ensure that it does not exceed VOUT absolute maximum rating, or the operating voltage range of the VSS system (VSS) and V5 system (V5).
- \*10: Frequency fosc of the internal circuit drive oscillating circuit and boosting clock fBST vary according to the type. The following shows the relationship between the oscillating circuit fosc and boosting clock f BST:
  - $fosc = (number of digits) \times (1/duty) \times fFR$
  - $f_{BST} = (1/2) \times (1/number of digits) \times f_{OSC}$
- \*11:Enter the following input when performing operations by the external clock, without using the built-in oscillating circuit:
  - Duty =  $(th/tosc) \times 100 = 20$  to 30%
  - fosc = 1/tosc



\*12: Adjust the V5 voltage regulating circuit within the voltage follower operating voltage range.



# **AC CHARACTERISTICS**

# System Bus Write Characteristics I (80 series MPU)



[Vss = -5.5 V to -4.5 V, Ta = -30 to  $85^{\circ}$ C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	tAH8	_	30	_	ns
Address setup time		tAW8	-	60	_	ns
System cycle time	WR	tCYC8	-	300	-	ns
Control pulse width (WR)		tCC	_	60	_	ns
Data setup time	D0 to D7	tDS8	_	60	_	ns
Data hold time		tDH8	_	50	_	ns

	[\	/ss = -4.5 '	V to −2.4 V, Ta = −30 to 85°0	C unless ot	herwise sp	ecified]
Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	tah8	-	30	-	ns
Address setup time		tAW8	_	60	-	ns
System cycle time	WR	tCYC8	_	500	-	ns
Control pulse width (WR)		tCC	_	100	-	ns
Data setup time	D0 to D7	tDS8	_	100	-	ns
Data hold time		tDH8	_	50	_	ns

[Vss = -2.4 V to -1.8 V, Ta = -30 to  $85^{\circ}$ C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
Address hold time	A0, CS	tAH8	-	30	_	ns
Address setup time		tAW8	_	60	-	ns
System cycle time	WR	tCYC8	_	1000	_	ns
Control pulse width (WR)		tcc	_	200	-	ns
Data setup time	D0 to D7	tDS8	_	200	_	ns
Data hold time		tDH8	_	50	—	ns

\*1: At the fall and rise time of input signals, set 15 ns or less.

\*2: Every timing is specified on 20% and 80% of Vss.

\*3: The same timing is not required for A0 and  $\overline{CS}$ . Input signals so that A0 and  $\overline{CS}$  may satisfy tAW8 and tAH8 respectively.

# System Bus Write Characteristics II (68 series MPU)



[Vss = -5.5 V to -4.5 V, Ta = -30 to 85°C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, <u>CS</u>	tCYC6	-	300	-	ns
Address setup time		tAW6		60	-	ns
Address hold time		tAH6		30	-	ns
Data setup time	D0 to D7	tDS6	-	60	-	ns
Data hold time		tDH6	-	50	-	ns
Enable H pulse width	E	tewh	-	60	-	ns
Enable L pulse width	E	tEWL	_	60	_	ns

Vss = -4.5 V to -2.4 V, $Ta = -30 to$	85°C unless otherwise	specified]
---------------------------------------	-----------------------	------------

Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, <u>CS</u>	tCYC6	_	500	-	ns
Address setup time		tAW6		60	-	ns
Address hold time		tAH6		30	_	ns
Data setup time	D0 to D7	tDS6	_	100	-	ns
Data hold time		tDH6	_	50	-	ns
Enable H pulse width	E	tewh	_	100	-	ns
Enable L pulse width	E	tEWL	_	100	-	ns

[Vss = -2.4 V to -1.8 V, Ta = -30 to  $85^{\circ}$ C unless otherwise specified]

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System cycle time	A0, CS	tCYC6	_	1000	-	ns
Address setup time		tAW6		60	-	ns
Address hold time		tAH6		30	-	ns
Data setup time	D0 to D7	tDS6	_	200	-	ns
Data hold time		tDH6	—	50	-	ns
Enable H pulse width	E	tewh	—	200	-	ns
Enable L pulse width	E	tEWL	_	200	-	ns

\*1: tcyc6 indicates the cycle of the E signal in the  $\overline{CS}$  active state.

It is necessary to secure tCYC6 after  $\overline{CS}$  becomes active.

\*2: For the rise and fall time of input signals, set 15 ns or less.

\*3: Every timing is specified on 20% and 80% of <u>Vss</u>.

\*4: The same timing is not required for A0 and  $\overline{CS}$ . Input signals so that A0 and  $\overline{CS}$  may satisfy tAW6 and tAH6 respectively.

# **Serial Interface**



#### [Vss = -5.5 V to -4.5 V, Ta = -30 to 85°C]

		-			
Signal	Symbol	Measuring condition	Min.	Max.	Unit
SCL	tscyc	_	700	_	ns
	tshw	_	250	_	ns
	tslw	—	250	—	ns
A0	tsas	_	50	-	ns
	tSAH	_	250	-	ns
SI	tsds	_	50	_	ns
	tSDH	_	50	_	ns
CS	tCSS	_	150	-	ns
	tCSH	_	500	-	ns
	Signal SCL A0 SI CS	SignalSymbolSCLtscyctsHwtsLWA0tsAstsAHSItsDstsDHCStcsstcsH	SignalSymbolMeasuring conditionSCLtscyc-tsHW-tsLW-A0tsAs-tsAH-SItsDs-tsDH-CStcss-tcsH-	Signal Symbol Measuring condition Min.   SCL tscyc - 700   tsHW - 250   tsLW - 250   A0 tsAs - 50   tsAH - 250   SI tsDs - 50   TSDH - 50   CS tcss - 150   CS tcss - 150   CS tcss - 500	Signal Symbol Measuring condition Min. Max.   SCL tscyc - 700 -   tsHW - 250 -   tsLW - 250 -   A0 tsAs - 50 -   tsAH - 250 - -   SI tsDs - 50 -   tsDH - 50 - -   CS tcss - 150 -   TCS tcss - 500 -

 $[Vss = -4.5 V \text{ to } -2.4 V, Ta = -30 \text{ to } 85^{\circ}C]$ 

ltem	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tscyc	-	1000	_	ns
SCL "H" pulse width		tSHW	_	300	_	ns
SCL "L" pulse width		tslw	_	300	_	ns
Address setup time	A0	tsas	-	50	_	ns
Address hold time		<b>t</b> SAH	_	300	_	ns
Data setup time	SI	tSDS	-	50	-	ns
Data hold time		tSDH	_	50	_	ns
CS-SCL time	CS	tcss	_	150	_	ns
		tCSH	_	700	_	ns

			[Vss = -2.4 V	to -1.8 V,	Ta = -30 t	o 85°C]
Item	Signal	Symbol	Measuring condition	Min.	Max.	Unit
System clock cycle	SCL	tSCYC	—	2000	_	ns
SCL "H" pulse width		tshw	-	300	_	ns
SCL "L" pulse width		tSLW	-	300	-	ns
Address setup time	A0	tsas	-	50	-	ns
Address hold time		tSAH	—	500	-	ns
Data setup time	SI	tSDS	-	50	-	ns
Data hold time		tSDH	—	50	-	ns
CS-SCL time	CS	tCSS	_	150	_	ns
		tCSH	_	900	_	ns

\*1: For the rise and fall time of input signals, set 15 ns or less.

\*2: Every timing is specified on 20% and 80% of Vss.

\*3: To validate a command or data immediately before the rise of  $\overline{CS}$ , t<sub>CSH</sub> must be satisfied at the latch timing of D0 data. If  $\overline{CS}$  is started at another data latch timing, the previous command or data will not be input.

# MPU INTERFACE CONNECTION EXAMPLES (FOR REFERENCE)

The SED1240 series can be connected to the 80 series MPU or 68 series MPU. Furthermore, it can be operated with less signal lines if the serial interface is used.

When an MPU bus, port, etc. are put into high-impedance for a certain period by RESET, input RESET into this machine after the input to the SED1240 series becomes definitive.

## 80 Series MPU



#### 68 Series MPU





### **Serial Interface**



6-58

# INTERFACE WITH LCD CELL (FOR REFERENCE)

[16 digits  $\times$  4 line 5  $\times$  8 dots + symbol]



## [16 digits $\times$ 3 line 5 $\times$ 8 dots]



[16 digits  $\times$  2 line 5  $\times$  8 dots]



# LIQUID CRYSTAL DRIVE WAVEFORM (B WAVEFORM)



indefinite when the power has been turned on. Be

sure to initialize the system. If electric charge remains

in the smoothing capacitor connected between the

# Example of Setting the Instructions (Reference)

#### (1) Initialization

This IC has no power-on reset function when power is turned on. Accordingly, the IC internal status is



EPSON

#### (2-1) Setting the Standby mode

(3-1) Setting the Sleep mode



#### (2-1) Resetting the Standby mode



(3-1) Resetting the Sleep mode





(4) Power off sequence

Similar to the case of power on sequence, if this IC power is turned off when the built-in power is on, power supply to the built-in liquid crystal drive circuit may continue for a very little time, adversely affecting the liquid crystal panel display quality. To prevent this, strictly follow the power off sequence.



- Note: This IC is configured as a logic circuit with a power supply of VDD–VSS which controls the LCD power supply VDD–V5 driver. Therefore, if the power supply VDD–VSS is shut down while voltage remains in the LCD power supply VDD–V5, the driver (COM and SEG) may output an uncontrolled voltage. When shutting the power off, be sure to observe the following operation procedure.
  - Turn the internal power supply off, confirm that the voltage levels of the internal voltage follower outputs V1, V2, V3 and V4 have dropped below the LCD panel threshold voltage values, then turn the power of this IC (VDD–VSS) off.

# **OPTIONS LIST**

The SED 1240 series has the following options. Options are available exclusively for users. Please contact our Sales Department.

• The following shows how to define the name of the product compatible with options:



# Character Generator ROM (CGROM) Specifications

The SED1240 series is provided with a character generator ROM for up to 544 types of characters. Each character size is of a structure of  $5 \times 7$  (8) dots.

This CGROM is designed as a masked ROM, and is compatible with the CGROM for exclusive use of the user. For the standard CGROM, see the Character Font Table.

# **TCP Specifications**

The SED1240 series is compatible with the TCP specifications exclusive to the user, in addition to our standard TCP. Please contact our Sales Department for information.

# **EXAMPLE OF TCP ARRANGEMENT**

Note: The following does not specify the TCP external view.



REFERENCE

SED1240TXX: COM1 to 16, (COM17 to 24) and [COM25 to 32] are used. SED1241TXX: COM1 to 16 and (COM17 to 24) are used. [COM25 to 32] is for NC. SED1242TXX: COM1 to 16 is used. (COM17 to 24) and [COM25 to 32] are for NC.


### EXAMPLE OF TCP TCP External View

REFERENCE

Reference	(COM24, etc.) COM32, etc.) COM32 COM32 SED12XX SEG60 •••• SEG1 (80)	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 1 (SEG-reversed)</li> <li>However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order.</li> </ul>
xample of Mount Direction	<ul> <li>③ Case3 (Chip Front)</li> <li>③ Case3 (Chip Front)</li> <li>(COM24, etc.)</li> <li>(COM32</li> <li>(COM32</li> <li>(SED12XX</li> <li>(B0)</li> </ul>	<ul><li>System set</li><li>S = 1</li></ul>	<ul> <li>O System set</li> <li>S1 = 1 (Vertically-reversed)</li> <li>S2 = 0</li> </ul>	<ul> <li>System set</li> <li>CS = 1 (COM-reversed)</li> <li>SS = 0</li> </ul>
SED1220/1225/1240 E stem Setup Depending on	© Case2 (Chip Rear) (80) SEG1 •••• SEG60 COM1 SED12XX	<ul><li>O System set</li><li>● S = 0</li></ul>	<ul> <li>System set</li> <li>S1 = 0</li> <li>S2 = 0</li> </ul>	<ul> <li>System set</li> <li>CS = 0</li> <li>SS = 0</li> </ul>
Sys	<ul> <li>Case1 (Chip Front) (80) SEG60 •••• SEG1 SEG60 •••• SEG1</li> <li>COM1</li> <li>SED12XX</li> <li>COM32, etc.)</li> </ul>	<ul> <li>Unable to correspond with commands.</li> <li>Only able to correspond with custom fonts.</li> </ul>	<ul> <li>O System set</li> <li>S1 = 0</li> <li>S2 = 1 (Horizontally-reversed)</li> </ul>	<ul> <li>O System set</li> <li>CS = 0</li> <li>SS = 1 (SEG-reversed)</li> <li>However, the input of DDRAM address of "SED12XX" from the first digit of the first line shall be 3FH and 3EH, in this order (as it is reversed in the unit of character).</li> </ul>
		SED1220	SED1225	SED1240

# **EPSON** International Sales Operations

#### AMERICA

## EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone : +1-310-955-5300 Fax : +1-310-955-5400

#### SALES OFFICES West

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone : +1-408-922-0200 Fax : +1-408-922-0238

#### Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone : +1-815-455-7630 Fax : +1-815-455-7633

#### Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone : +1-781-246-3600 Fax : +1-781-246-5443

#### Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

### EUROPE

#### EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS

Riesstrasse 15 80992 Munich, GERMANY Phone : +49- (0) 89-14005-0 Fax : +49- (0) 89-14005-110

#### - GERMANY -

SALES OFFICE Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone : +49- (0) 2171-5045-0 Fax : +49- (0) 2171-5045-10

#### - UNITED KINGDOM -UK BRANCH OFFICE

Unit 2.4 Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone : +44- (0) 1344-381700 Fax : +44- (0) 1344-381701

#### - FRANCE -

#### FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone : +33- (0) 1-64862350 Fax : +33- (0) 1-64862355

### ASIA

- CHINA -

#### EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone : 64106655 Fax : 64107319

#### SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone : 21-6485-5552 Fax : 21-6485-0775

- HONG KONG, CHINA -

EPSON HONG KONG LTD. 20/F., Harbour Centre, 25 Harbour Road Wanchai, HONG KONG Phone : +852-2585-4600 Fax : +852-2827-4346 Telex : 65542 EPSCO HX

#### - TAIWAN -

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287,Nanking East Road, Sec. 3 Taipei, TAIWAN Phone : 02-2717-7360 Telex : 24444 EPSONTB

#### **HSINCHU OFFICE**

13F-3, No.295, Kuang-Fu Road, Sec. 2 HsinChu 300, TAIWAN Phone : 03-573-9900 Fax : 03-573-9169

#### - SINGAPORE -

**EPSON SINGAPORE PTE., LTD.** No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone : +65-337-7911 Fax : +65-334-2716

#### - KOREA -

#### SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone : 02-784-6027 Fax : 02-767-3677

#### - JAPAN -

#### SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

#### **Electronic Device Marketing Department**

IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

## ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

## ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of **"Saving" Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings.** 

## SED1200 Series

LCD Controller/Drivers

### SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Devices Information on the EPSON WWW Server

http://www.epson.co.jp/device/