# SED1225 Series LCD Controller/Drivers 

## Technical Manual

## Contents

OUTLINE ..... 3-1
FEATURES ..... 3-1
BLOCK DIAGRAM ..... 3-2
PIN ASSIGNMENT ..... 3-3
PIN DESCRIPTION ..... 3-6
FUNCTION DESCRIPTION ..... 3-9
COMMAND ..... 3-13
COMMAND LIST ..... 3-16
BUILT-IN MEMORIES ..... 3-17
MAXIMUM ABSOLUTE RATINGS ..... 3-25
DC CHARACTERISTICS ..... 3-26
SIGNAL TIMING CHARACTERISTICS ..... 3-28
MPU INTERFACES (REFERENCE) ..... 3-31
LCD CELL INTERFACE ..... 3-32
LCD DRIVE WAVEFORMS (B WAVEFORMS) ..... 3-34
EXAMPLE OF INSTRUCTION SETUP (REFERENCE) ..... 3-35
OPTION LIST ..... 3-38
CAUTIONS ..... 3-40

## OUTLINE

The SED1225 dot-matrix LCD Controller Driver receives 4-bit, 8-bit, or serial data from the microprocessor and displays up to 36 characters, four user-defined characters, and up to 120 symbols.
Up to 256 types of built-in character generator ROMs are provided. Each character font has a $5 \times 8$-dot structure. Also, the user-defined character RAM contains four $5 \times 8$-dot characters. In addition, a symbolic register can be used for flexible symbol display. The Driver featuring the very low power consumption can drive a handy terminal unit in either Sleep or Standby mode with the minimum power consumption.

## FEATURES

- Built-in display data RAM

Can display up to 36 characters, 4 user-defined characters, and 120 symbols.

- Built-in CGROM (for 256-character display), CGRAM (for 4-character display), and symbol register (for 120 symbol display)
- No. of display columns by lines

Normal mode: ( 12 columns plus 4 signal segments) $\times$ 3 line +120 symbols +10 static symbols
Standby mode: 10 static symbols

- Built-in C\&R oscillators
- Available external clock input
- High-speed MPU interfaces Interface to both 68- and 80-series MPUs Support of 4/8-bit interface
- Support of serial interface
- Character font: 5x8 dots
- Duty ratio: $1 / 18,1 / 26$
- Simple command setup
- Built-in LCD drive power circuit: Power amp and regulator
- Built-in electronic controls
- Very low power consumption $30 \mu \mathrm{~A}$ (including the operating current of the built-in power supply during normal operation)
$10 \mu \mathrm{~A}$ (Static icon display during Standby operation $5 \mu \mathrm{~A}$ (Display off during Sleep operation)
- Power supplies

VDD - Vss: -1.7 to -3.6 V
Vdd - V5: -3.0 to -6.0 V

- Wide operating temperature range: $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$
- CMOS process
- Package design Chip (with gold bump): SED1225D*B TCP: SED1225T**
- This IC package is not designed to have a radiation or strong light resistance.


## BLOCK DIAGRAM



## PIN ASSIGNMENT



## SED1225D $\underset{\uparrow}{* *}$

CGROM pattern version number
Chip size: $\quad 7.85 \times 1.97 \mathrm{~mm}$
Pad pitch: $\quad 90 \mu \mathrm{~m}(\mathrm{~min})$
Chip thickness (Reference): $625 \mu \mathrm{~m}$
Au bump specifications
Bump size:
Pad Nos. 59 to 72 , and 155 to 171: $78 \mu \mathrm{~m} \times 59 \mu \mathrm{~m}$
Pad Nos. 1 to 58, and 73 to 154 : $\quad 59 \mu \mathrm{~m} \times 78 \mu \mathrm{~m}$
Bump height (Reference): $22.5 \mu \mathrm{~m}$

Pad coordinates (1/2)

| PAD |  | Coordinate |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 1 | Dummy | -3768 | -822 |
| 2 | Dummy | -3678 | -822 |
| 3 | A0 | -3349 | -822 |
| 4 | XWR(E) | -3200 | -822 |
| 5 | XCS | -3050 | -822 |
| 6 | D7(SI) | -2901 | -822 |
| 7 | D6(SCL) | -2751 | -822 |
| 8 | D5 | -2602 | -822 |
| 9 | D4 | -2452 | -822 |
| 10 | D3 | -2303 | -822 |
| 11 | D2 | -2153 | -822 |
| 12 | D1 | -2004 | -822 |
| 13 | D0 | -1854 | -822 |
| 14 | XLE1 | -1705 | -822 |
| 15 | XLE1 | -1615 | -822 |
| 16 | XLE2 | -1466 | -822 |
| 17 | XLE2 | -1376 | -822 |
| 18 | VDD | -1286 | -822 |
| 19 | Vdd | -1197 | -822 |
| 20 | Vss | -1107 | -822 |
| 21 | Vss | -1017 | -822 |
| 22 | V5 | -868 | -822 |
| 23 | $V_{5}$ | -778 | -822 |
| 24 | $V_{4}$ | -629 | -822 |
| 25 | $V_{4}$ | -539 | -822 |
| 26 | V3 | -389 | -822 |
| 27 | $\mathrm{V}_{3}$ | -300 | -822 |
| 28 | $\mathrm{V}_{1}$ | -150 | -822 |
| 29 | $V_{1}$ | -60 | -822 |
| 30 | (VREG1) | 89 | -822 |
| 31 | (VREG1) | 179 | -822 |
| 32 | Vreg2 | 328 | -822 |
| 33 | Vreg2 | 418 | -822 |
| 34 | OCA | 567 | -822 |
| 35 | OCA | 657 | -822 |
| 36 | OCB | 807 | -822 |
| 37 | ОСВ | 896 | -822 |
| 38 | OCC | 1046 | -822 |
| 39 | OCC | 1136 | -822 |
| 40 | OCD | 1285 | -822 |
| 41 | OCD | 1375 | -822 |
| 42 | OCE | 1524 | -822 |
| 43 | OCE | 1614 | -822 |


| PAD |  | Coordinate |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 44 | Vss | 1718 | -822 |
| 45 | Vss | 1808 | -822 |
| 46 | C86 | 1973 | -822 |
| 47 | PS | 2122 | -822 |
| 48 | IF | 2272 | -822 |
| 49 | RES | 2421 | -822 |
| 50 | XCK | 2571 | -822 |
| 51 | VS1 | 2720 | -822 |
| 52 | (FSA) | 2893 | -822 |
| 53 | (FSB) | 3065 | -822 |
| 54 | (FSC) | 3237 | -822 |
| 55 | (FS3) | 3409 | -822 |
| 56 | (VDD) | 3589 | -822 |
| 57 | (VDD) | 3678 | -822 |
| 58 | (VDD) | 3768 | -822 |
| 59 | (FS2) | 3758 | -628 |
| 60 | (FS1) | 3758 | -456 |
| 61 | (FS0) | 3758 | -283 |
| 62 | COMSA | 3758 | -179 |
| 63 | COMS1 | 3758 | -90 |
| 64 | COM1 | 3758 | 0 |
| 65 | COM2 | 3758 | 90 |
| 66 | COM3 | 3758 | 179 |
| 67 | COM4 | 3758 | 269 |
| 68 | COM5 | 3758 | 359 |
| 69 | COM6 | 3758 | 449 |
| 70 | COM7 | 3758 | 538 |
| 71 | COM8 | 3758 | 628 |
| 72 | COMS1 | 3758 | 718 |
| 73 | Dummy | 3768 | 822 |
| 74 | Dummy | 3678 | 822 |
| 75 | SEGS1 | 3409 | 822 |
| 76 | SEGS2 | 3320 | 822 |
| 77 | SEG1 | 3230 | 822 |
| 78 | SEG2 | 3140 | 822 |
| 79 | SEG3 | 3050 | 822 |
| 80 | SEG4 | 2961 | 822 |
| 81 | SEG5 | 2871 | 822 |
| 82 | SEG6 | 2781 | 822 |
| 83 | SEG7 | 2692 | 822 |
| 84 | SEG8 | 2602 | 822 |
| 85 | SEG9 | 2512 | 822 |
| 86 | SEG10 | 2423 | 822 |

Note 1: Set the pins VdD of Nos. 56 to 58 and the pins VrbG1 of Nos. 30 and 31 to the floating state.
2 : Since the pins FS* of Nos. 52 to 55 and 59 to 61 are for fuse adjustment, set them to the floating state.

Pad coordinates (2/2)

| PAD |  | Coordinate |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 87 | SEG11 | 2333 | 822 |
| 88 | SEG12 | 2243 | 822 |
| 89 | SEG13 | 2153 | 822 |
| 90 | SEG14 | 2064 | 822 |
| 91 | SEG15 | 1974 | 822 |
| 92 | SEG16 | 1884 | 822 |
| 93 | SEG17 | 1795 | 822 |
| 94 | SEG18 | 1705 | 822 |
| 95 | SEG19 | 1615 | 822 |
| 96 | SEG20 | 1526 | 822 |
| 97 | SEG21 | 1436 | 822 |
| 98 | SEG22 | 1346 | 822 |
| 99 | SEG23 | 1256 | 822 |
| 100 | SEG24 | 1167 | 822 |
| 101 | SEG25 | 1077 | 822 |
| 102 | SEG26 | 987 | 822 |
| 103 | SEG27 | 898 | 822 |
| 104 | SEG28 | 808 | 822 |
| 105 | SEG29 | 718 | 822 |
| 106 | SEG30 | 629 | 822 |
| 107 | SEG31 | 539 | 822 |
| 108 | SEG32 | 449 | 822 |
| 109 | SEG33 | 359 | 822 |
| 110 | SEG34 | 270 | 822 |
| 111 | SEG35 | 180 | 822 |
| 112 | SEG36 | 90 | 822 |
| 113 | SEG37 | 1 | 822 |
| 114 | SEG38 | -89 | 822 |
| 115 | SEG39 | -179 | 822 |
| 116 | SEG40 | -268 | 822 |
| 117 | SEG41 | -358 | 822 |
| 118 | SEG42 | -448 | 822 |
| 119 | SEG43 | -538 | 822 |
| 120 | SEG44 | -627 | 822 |
| 121 | SEG45 | -717 | 822 |
| 122 | SEG46 | -807 | 822 |
| 123 | SEG47 | -896 | 822 |
| 124 | SEG48 | -986 | 822 |
| 125 | SEG49 | -1076 | 822 |
| 126 | SEG50 | -1165 | 822 |
| 127 | SEG51 | -1255 | 822 |
| 128 | SEG52 | -1345 | 822 |
| 129 | SEG53 | -1435 | 822 |


| PAD |  | Coordinate |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 130 | SEG54 | -1524 | 822 |
| 131 | SEG55 | -1614 | 822 |
| 132 | SEG56 | -1704 | 822 |
| 133 | SEG57 | -1793 | 822 |
| 134 | SEG58 | -1883 | 822 |
| 135 | SEG59 | -1973 | 822 |
| 136 | SEG60 | -2062 | 822 |
| 137 | SEGS4 | -2152 | 822 |
| 138 | SEGS5 | -2242 | 822 |
| 139 | Dummy | -2332 | 822 |
| 140 | Dummy | -2422 | 822 |
| 141 | Dummy | -2512 | 822 |
| 142 | COM24 | -2602 | 822 |
| 143 | COM23 | -2692 | 822 |
| 144 | COM22 | -2781 | 822 |
| 145 | COM21 | -2871 | 822 |
| 146 | COM20 | -2961 | 822 |
| 147 | COM19 | -3050 | 822 |
| 148 | COM18 | -3140 | 822 |
| 149 | COM17 | -3230 | 822 |
| 150 | COM16 | -3320 | 822 |
| 151 | COM15 | -3409 | 822 |
| 152 | Dummy | -3589 | 822 |
| 153 | Dummy | -3678 | 822 |
| 154 | Dummy | -3768 | 822 |
| 155 | COM14 | -3758 | 718 |
| 156 | COM13 | -3758 | 628 |
| 157 | COM12 | -3758 | 538 |
| 158 | COM11 | -3758 | 449 |
| 159 | COM10 | -3758 | 359 |
| 160 | COM9 | -3758 | 269 |
| 161 | COMS2 | -3758 | 179 |
| 162 | SEGSA | -3758 | 90 |
| 163 | SEGSB | -3758 | 0 |
| 164 | SEGSC | -3758 | -90 |
| 165 | SEGSD | -3758 | -179 |
| 166 | SEGSE | -3758 | -269 |
| 167 | SEGSF | -3758 | -359 |
| 168 | SEGSG | -3758 | -449 |
| 169 | SEGSH | -3758 | -538 |
| 170 | SEGSI | -3758 | -628 |
| 171 | SEGSJ | -3758 | -718 |
|  |  |  |  |
|  |  |  |  |

## PIN DESCRIPTION

## Power Supply Pins

| Pin Name | I/O | Description | No. of Pins |
| :---: | :---: | :--- | :---: |
| VDD | Power supply | Connects to the logic power supply. This is common to the Vcc power pin of <br> the MPU. | 1 |
| $V_{s s}$ | Power supply | OV power pin connected to system ground (GND) | 2 |
| $V_{1}, V_{3}$ <br> $V_{4}, V_{5}$ | Power supply | Multi-level LCD drive power supplies. A capacitor is required for external <br> stabilization. | 4 |
| $\mathrm{~V}_{51}$ | O | Output pin of oscillator (OSC) power voltage. Do not connect any external <br> load to this pin. | 1 |

Notes: Two Vss pins are provided. As they are commonly connected inside the IC, an input into any Vss can be used if power impedance is low. To have the enough noise resistance, however, the Vss power input from each pin is recommended.

## LCD Power Pins

| Pin Name | I/O | Description | No. of Pins |
| :---: | :---: | :--- | :---: |
| VREG2 | O | Output pins of LCD voltage and amp source power supplies. <br> A capacitor is required for stabilization. | 1 |
| OCA |  |  | 5 |
| OCB | O | A voltage capacitor pin. A capacitor is required for amplification. |  |
| OCD | OCE |  |  |

## LED Drive Terminal

| Pin Name | I/O | Description | No. of Pins |
| :---: | :---: | :--- | :---: |
| XLE1 <br> XLE2 | O | An Nch open drain output terminal to drive the LED. <br> Connects to the LED cathode. | 2 |

## System Bus Connector Pins

| Pin Name | I/O | Descrition |  |  |  |  |  |  |  |  |  | No. of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { D7(SI) } \\ \text { D6(SCL) } \\ \text { D5 to D0 } \end{gathered}$ | 1 | An 8-bit input Pins D7 and D logical low. <br> Open : May be better May b | data bus <br> 6 function <br> "H" <br> "L" <br> "H" <br> "L" <br> open. <br> noise-re <br> high or | be <br> as <br> D7 <br> SI <br> D7 <br> D7 <br> D7 <br> D7 <br> wev tanc <br> w. H | connect <br>  <br> D6 <br> SCL <br> D6 <br> D6 <br> D6 <br> D6 | d to the data and <br> otential teristics the pot | standa d clock <br> is recom <br> ential m | ard 8- or inputs r <br> D3 to D0 <br> OPEN <br> D3-D0 <br> OPEN <br> D3-D0 <br> OPEN <br> mmende <br> must be | 16-bit respec <br> XCS <br> XCS <br> XCS <br> XCS <br> XCS <br> XCS <br> d to fix <br> fixed. | MPU ely <br> A0 <br> A0 <br> A0 <br> A0 <br> A0 <br> A0 <br> o h | ta bus. S is <br> XWR <br> E <br> E XWR XWR | 8 |
| A0 | I | Usually, the most significant bit of MPU address bus is connected to identify data or command. <br> 0: Indicates D0 to D7 are command. <br> 1: Indicates D0 to D7 are display data. |  |  |  |  |  |  |  |  |  | 1 |
| RES | 1 | Initializes when RES is set to low. The system is reset at RES signal level. |  |  |  |  |  |  |  |  |  | 1 |
| XCS | I | A Chip Select signal. The address bus signal is decoded and entered. This is valid when low. |  |  |  |  |  |  |  |  |  | 1 |
| XWR | 1 | - When an 80-series MPU is connected Active low. The WR signal of 80 -series MPU is connected. The data bus signal is fetched at the rising edge of XWR signal. <br> - When a 68-series MPU is connected Active high. Used as an Enable Clock input of 68 -series MPU. The data bus signal is fetched at the falling edge of XWR signal. |  |  |  |  |  |  |  |  |  | 1 |
| PS | 1 | A switching pin between serial data input and parallel data input. |  |  |  |  |  |  |  |  |  | 1 |
|  |  | P/S | Chip s |  | Data/C | omman |  | ata | Serial Clock |  |  |  |
|  |  | "H" | XC |  |  | A0 | D0 to | to D7 | - |  |  |  |
|  |  | "L" | XC |  |  | A0 |  | SI | SCL |  |  |  |
| IF | I | An interface data length select pin during parallel data input. <br> - 8-bit parallel input if IF=high <br> - 4-bit parallel input if IF=low <br> This pin is connected to VdD or Vss if PS=low. |  |  |  |  |  |  |  |  |  | 1 |
| C86 | 1 | An MPU interface switch pin. <br> - 68-series MPU interface if C86=high <br> - 80-series MPU interface if C86=low <br> This pin is connected to Vdd or Vss if PS=low. |  |  |  |  |  |  |  |  |  | 1 |
| XCK | 1 | An external clock input pin. <br> It must be fixed to high to use the internal oscillator. To use an external clock input, turn the internal oscillator OFF by issuing the command. |  |  |  |  |  |  |  |  |  | 1 |

## LCD Driver Signals

Dynamic drive pins

| Pin <br> Name | I/O | Description | No. of <br> Pins |
| :---: | :---: | :--- | :---: |
| COM1 to <br> COM24 | O | Common signal output pins (for character display) | 24 |
| COMS1, <br> COMS2 | O | Common signal output pins (for non-character display) <br> COMS1, COMS2: Common outputs for symbol display | 3 |
| SEG1 to <br> SEG60 | O | Segment signal output pins (for character display) | 60 |
| SEGS1, 2 <br> 4,5 | O | Segment signal output pins (for non-character display) <br> SEGS1, 2, 4, 5: Segment outputs for signal output | 4 |

Note: As the same COMS1 signal is output at two pins, one of them must be used.
Static drive pins

| Pin <br> Name | I/O | Description | No. of <br> Pins |
| :---: | :---: | :--- | :---: |
| COMSA | O | Common signal output pin (for icon display) | 1 |
| SEGSA, B <br> C, D, E, F <br> G, H, I, J | O | Segment signal output pin (for icon display) | 10 |

Notes: We recommend to separate LCD panel electrodes of static drive pins from those of dynamic drive pins. If these patterns are closely located, the LCD and its electrodes may be deteriorated.

## FUNCTION DESCRIPTION

## MPU Interfaces

Interface type selection

The SED1225 can transfer data via the 4 - or 8-bit data bus or via the serial data input (SI). The parallel or serial data input can be selected by setting the PS pin to high or low (see Table 1).

Table 1

| PS | Type | XCS | A0 | XWR | SI | SCL | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | Parallel input | XCS | A0 | XWR | - | - | D0 to D7 |
| L | Serial input | XCS | A0 | H, L | SI | SCL | - |

The SED1225 has the C86 pin for MPU selection. If the parallel input is selected (PS=high), if can be connected directly to the 80 -series or 68 -series MPU by setting the

C86 pin to high or low (see Table 2). Also, the 8 -bit or 4-bit data bus can be selected by the IF pin signal.

Table 2

| C86 pin signal | Type | A0 | XWR | XCS | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| "L" | 80 series | A0 | XWR | XCS | D0 to D7 |
| "H" | 68 series | A0 | E | XCS | D0 to D7 |

## Interface to 4-bit MPU

If the 4-bit interface is selected (IF=low), the 8 -bit command and data, and its address are transferred in two times.


Note: During continuous writing, the write time greater than the system cycle time (tcyc) must be set before the subsequent write operation.

## Serial interface

The serial interface consists of an 8-bit shift register and a 3-bit counter. During chip select (XCS=low), an SI input and an SCL input can be accepted. During no chip select (XCS=high), the shift register and counter is initialized (reset).
Serial data of D7 to D0 are fetched in this order from the serial data input pin (SI) at the rising edge of serial clock. The data is converted into 8 -bit parallel data at the rising edge of the eighth serial clock.
The serial data input (SI) is identified to have the display data or command by the A0 input. It is display data if $\mathrm{A} 0=$ high, and it is command if $\mathrm{A} 0=$ low.

The A0 input is fetched and identified at the rising edge of " $8 \times$ n-th" serial clock (SCL). Figure 1 shows a serial interface timing chart.
The SCL signals must be well protected from the far-end reflection and ambient noise due to increased line length. The operation checkout on the actual machine is recommended.
Also, we recommend to repeat periodical command writing and status refreshing to avoid a malfunction due to noise.


Figure 1

## Data bus signal identification

The SED1225 identifies the data bus based on a combination of A0, AWR and E signals as defined on Table 3.

Table 3

| Common | 68 Series | 80 Series | Function |
| :---: | :---: | :---: | :--- |
| $A 0$ | $E$ | XWR |  |
| 1 | 1 | 0 | Writes in the RAM and symbol register. |
| 0 | 1 | 0 | Writes (commands) in the internal register. |

## Chip Select

The SED1225 has an Chip Select pin (XCS) to allow an MPU interface input only if XCS=low.
During no chip select status, all of D0 to D7, A0, XWR, SI and SCL inputs are made invalid. If the serial input interface is selected, the shift register and counter are reset.
However, the Reset signal is entered independent from the XCS status.

## Power Circuit

The built-in power circuit featuring the low power
consumption generates the required LCD drive voltages. The power circuit consists of an amp and a voltage regulator.

## Amp

When the capacitors are connected to the OCA, OCB, OCC, OCD, OCE, VREG2 pins, the LCD drive voltages are generated.
As the amp uses the signals from the oscillator, the oscillator or an external clock must be operating. The following provides the potential relationship.

LEC drive voltages


## Voltage regulator

- Voltage regulator using the electronic control function Use the electronic control function and set the voltages appropriate to the LCD panel driving.
When a 5-bit data is set in the electronic control register, one of 32 -state voltages can be set for LCD driving. Before using the electronic control function, turn ON the power circuit by issuing the power control command.
The following explains how to calculate the voltages using the electronic control function.

V5 $=4 \times$ VEV
Conditions:
VEV $=$ VREG2 -X
where,

$$
\begin{aligned}
& \mathrm{X}=\mathrm{n} \alpha(\mathrm{n}=0,1, \ldots, 31) \\
& \alpha=\operatorname{VREG} 2 / 95
\end{aligned}
$$

| No. | Electronic control register | X | $\mathrm{V}_{5}$ |
| :---: | :---: | :---: | :---: |
| 0 | $(0,0,0,0,0)$ | 0 | Large |
| 1 | $(0,0,0,0,1)$ | $1 \alpha$ | $\cdot$ |
| 2 | $(0,0,0,1,0)$ | $2 \alpha$ | $\cdot$ |
| 3 | $(0,0,0,1,1)$ | $3 \alpha$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\bullet$ | $\cdot$ |
| $\cdot$ | $(1,1,1,1,0)$ | $\mathrm{n}-1 \alpha$ | $\cdot$ |
| 30 | $(1,1,1,1,1)$ | $\mathrm{n} \alpha$ | Small |
| 31 |  |  |  |

This is reference voltage for the liquid crystal drive power circuit. The Vregz has a temperature characteristics of about $-0.05 \% /$ deg.

## External unit connection examples

An external voltage regulation capacitor must be connected to the LCD power pin. The LCD drive voltages are fixed to $1 / 4$ biasing.

1/4 bias example


Note: We recommend to display the capacitance appropriate to the LCD panel size and set up the capacitance by observing the drive signal waveforms.

## Power Save mode

The SED1225 supports the Standby and Sleep modes to save the power consumption during system idling.

- Standby mode

The Standby mode is selected or released by the Power Save command. During Standby mode, only the static icon is displayed.

1. LCD display outputs

COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5: Vdd level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Can light by static drive
Use the Static Icon RAM to display the static icon with SEGSA, B, C, D, E, F, G, H, I, J and COMSA.
2. DDRAM, CGRAM and symbol register Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
3. The operation mode before selection of Standby mode is kept.
The internal circuits for dynamic display are stopped.
4. Oscillator

The oscillator must be turned ON for static display.

- Sleep mode

To select the Sleep mode, turn OFF the power circuit and oscillator by issuing the command, and clear all data of Static Icon register to zero. Then, issue the Power Save command. The system power consumption will be minimized to almost the stopped status.

1. LCD display outputs

COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Clear all data of Static
Icon register to zero.
2. DDRAM, CGRAM and symbol register

Their write contents do not change. The contents are kept regardless of Standby mode selection or release.
3. The operation mode before selection of Standby mode is kept.
All internal circuits are stopped.
4. Oscillator

Turn OFF the built-in power supply and oscillator by issuing the Power Save and power control commands.

## Reset Circuit

When the RES input is made active, this LSI is initialized.

- Initialization status
(1) Display ON/OFF control
$\mathrm{C}=0$ : $\quad$ Cursor off
$\mathrm{B}=0$ : $\quad$ Blink off
$\mathrm{DC}=0$ : $\quad$ Normal display
$\mathrm{D}=0$ : $\quad$ Display off
(2)Power save
$\mathrm{O}=0: \quad$ Oscillating circuit off
PS=0: Power save off
(3) Power control
$\mathrm{P}=0$ : $\quad$ Power circuit off
(4) System set
$\mathrm{N}=0$ : $\quad 3$ lines
$\mathrm{S} 2, \mathrm{~S} 1=0$ : Direction of normal display
CG=0: CGRAM unused
(5) Electronic control

Address: 28 H
Data: $\quad(0,0,0,0,0)$
(6) Static icon

Address: $\quad 20 \mathrm{H}$ to 23 H
Data: $\quad(0,0,0,0,0)$
(7)LED register

Address: 2 AH
Data: $\quad(0,0,0,0,0)$
(8) CG RAM, DD RAM and symbol register

Address: $\quad 00 \mathrm{H}$ to $1 \mathrm{FH}, 30 \mathrm{H}$ to 7 CH
Data: $\quad$ Must be initialized by MPU after reset input because of being indefinite.

Connect the RES terminal to the MPU reset terminal as described in "6-1 MPU Interface", and execute initialization simultaneously with the MPU. However, if the MPU bus and port are put into high impedance for a certain time period by resetting, perform reset input to the SED1225 after the input to the SED1225 has been determined. When the RES terminal becomes "L", each register is cleared and the above setup is established. If initialization by the RES terminal is not performed when power voltage is applied, resetting may be disabled.

## COMMAND

Table 4 lists the supported commands. The SED1225 identifies a data bus by a combination of A0, XWR and E signals. It features high-speed processing as the
commands are analyzed and executed in the internal timing only.

- Command outline

Table 4

| Command type | Command name | A0 | XWR |
| :--- | :--- | :---: | :---: |
| Display control <br> instruction | Cursor Home | 0 | 0 |
|  | Display On/Off Control | 0 | 0 |
|  | Power Save | Power Control | 0 |
| 0 |  |  |  |
| System setup | System Setup | 0 | 0 |
| Address control <br> instruction | Address Setup | 0 | 0 |
| Data input <br> instruction | Data Write | 1 | 0 |

As the execution time of each instruction depends on the internal processing time of the SED1225, an enough time greater than the system cycle time (tcyc) must be assigned for continuous instruction execution.

- Explanation of commands
(1) Cursor Home

The Cursor Home command presets the Address counter to 30 H , and shifts the cursor to column 1 of line 1 if Cursor Display is ON.

$$
\text { A0 XWR D7 } \quad \text { D0 }
$$


(2) Display On/Off Control

The Display On/Off Control command sets the LCD character and cursor display.

$\mathrm{D}=0$ : Turns the display off.
$\mathrm{D}=1$ : Turns the display on.
$\mathrm{DC}=0$ : Selects the standard size display.
$\mathrm{DC}=1$ : Selects the double-height vertical display.
$\mathrm{B}=0$ : Turns cursor blinking off.
$B=1$ : Turns cursor blinking on.
During blinking, the cursor character is alternately displayed normally and reversely. The normal and reverse display is repeated approximately every one second.
$\mathrm{C}=0$ : Does not display the cursor.
$\mathrm{C}=1$ : Displays the cursor.

The following provides the relationship between the C and $B$ registers and cursor display.

| C | B | Cursor display |
| :--- | :--- | :--- |
| 0 | 0 | Not displayed |
| 0 | 1 | Not displayed |
| 1 | 0 | Underbar cursor |
| 1 | 1 | Alternate character display <br> normally and reversely |

$(C, B)=(0,0)$
$(1,0)$
(1, 1)


The cursor display position is indicated by the address counter. Accordingly, to move the cursor, change the address counter value by automatic increment by writing the RAM address set command or RAM data.

The following shows the relationship between the DC resistor and display:
(1) $\mathrm{N}=0(1 / 26$ duty $)$


DC=1


The character on the 3rd line will be displayed in double size on the second and third lines by setting $\mathrm{DC}=1$.
(2) $\mathrm{N}=1$ (1/18 duty)


The character on the 1st line will be displayed in double size on the first and second lines by setting $\mathrm{DC}=1$.
(3) Power Save

The Power Save command controls the oscillator and sets or releases the Sleep mode.
A0 XWR D7 — D0

| 0 | 0 | 0 | 1 | 0 | 0 | $*$ | $*$ | O | PS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* : Don’t Care

PS=0: Turns the Power Save on. (Release)
$\mathrm{PS}=1$ : Turns the Power Save off. (Select)
$\mathrm{O}=0$ : Turn the oscillator off. (Stop oscillation)
$\mathrm{O}=1$ : Turns the oscillator on. (Oscillation)
(4) Power Control

The Power Control command controls the builtin power circuit operations.

$\mathrm{P}=0$ : Turns the power circuit off.
$\mathrm{P}=1$ : Turns the power circuit on.
Note: The oscillator must be operating to operate the voltage amp.
(5) System Reset

The System Reset command sets the display direction, the display line, and the use or no use of CGRAM. This command must first be executed after the power-on or reset.

$\mathrm{N}=0$ : $\quad$ Displays 3 lines. (1/26 duty)
$\mathrm{N}=1$ : Displays 2 lines. (1/18 duty)
S2=0: Normal display
$\mathrm{S} 2=1$ : Right and left reverse display
S1=0: Normal display
S1=1: Top and bottom reverse display $C G=0$ : Does not use the CGRAM.
$C G=1$ : Uses the CGRAM.
(1) Normal display

(2) Horizontal flipping

(3) Vertical flipping

(4) Horizontal vertical flipping

(6) RAM Address Setup

The RAM Address Setup command sets an address into the Address counter to write data into DDRAM, CGRAM and Symbol register.
When the cursor display is ON, the cursor is located at a position corresponding to the DDRAM address set by this command.
 * : Don't Care
(1) The 00 H to 7 FH address length can be set. To write data in the RAM, set the data write address by this command. When the subsequent data is written continuously, the address is automatically incremented.

RAM map

(7) Data Write

$$
\begin{aligned}
& \text { A0 XWR D7 } \\
& \begin{array}{|l|l||c:c|c|c|}
\hline 1 & 0 & & \text { DATA } & \text { D0 } \\
\hline
\end{array} \\
& \text { *: Don't Care }
\end{aligned}
$$

(1) This command writes data in the DDRAM, CGRAM or Symbol register.
(2) When this command is executed, the Address counter is incremented by 1 automatically. This allows continuous data writing.

Data write example:
The following gives an example to write a single line of data continuously.


Note: Assign an enough time greater than "tcyc" before executing the next instruction.
Table 4 SED1225 command list

| Command | Code |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | XWR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| (1) Cursor Home | 0 | 0 | 0 | 0 | 0 | 1 | * | * | * | * | Shifts the cursor to its home position. |
| (2) Display On/Off Control | 0 | 0 | 0 | 0 | 1 | 1 | C | B | DC | D | Turns on or off the cursor, cursor blinking, double-size display, and data display. <br> $\mathrm{C}=1$ : Cursor ON; C=0: Cursor OFF <br> $\mathrm{B}=1$ : Blinking ON; $\mathrm{B}=0$ : Blinking OFF <br> DC=1: Double-size display; DC=0: Normal display <br> D=1: Display ON; D=0: Display OFF |
| (3) Power Save | 0 | 0 | 0 | 1 | 0 | 0 | * | * | 0 | PS | Turns on or off the Power Save mode and oscillator. PS=1: Power Save ON; PS=0: Power Save OFF $\mathrm{O}=1$ : OSC ON; O=0: OSC OFF |
| (4) Power Control | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | P | Turns on or off the built-in power circuit and voltage follower capacity, and sets the amp frequency. <br> $P=1$ : Power circuit ON; $P=0$ : Power circuit OFF |
| (5) System Reset | 0 | 0 | 0 | 1 | 1 | 0 | N | S2 | S1 | CG | Sets the use or no use of CGRAM and the display direction. $\mathrm{N}=1$ : 3-line display; $\mathrm{N}=0$ : 2 -line display $C G=1$ : Use of CGRAM; CG=0: No use of CGRAM S2=0, S1=0: Normal display <br> S2=0, S1=1: Top and bottom reverse display <br> $\mathrm{S} 2=1, \mathrm{~S} 1=0$ : Right and left reverse display <br> $\mathrm{S} 2=1, \mathrm{~S} 1=1: 180$-degree rotation display |
| (6) RAM Address Setup | 0 | 0 | 1 | ADDRESS |  |  |  |  |  |  | Sets an address of DDRAM, CGRAM or Symbol register. |
| (7) RAM Write | 1 | 0 | DATA |  |  |  |  |  |  |  | Writes data in the DDRAM, CGRAM or Symbol register. |
| (8) NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | This is a non-operation command. |
| (9) Test Mode | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * | This is an IC chip test command. Do not use in normal operations. |

## BUILT-IN MEMORIES

## Character Generator ROM (CGROM)

The SED1225 contains up to 126 types of CGROMs. Each character has a $5 \times 8$-dot structure.
Tables 5 to 8 defines the SED1225D** character codes. Four characters $(00 \mathrm{H}$ to 03 H$)$ of character codes are used for the CGROM or CGRAM by the System Setup command.

The SED1225's CGROM is a mask ROM and it can be used as a custom CGROM. Consult to our sales agency for details.
The CGROM versions are identified as follows:
Example: SED1225D ${ }_{\underline{\wedge}}$ B
$\uparrow$
CGROM pattern ID

Table 5 SED1225Dab

| 7 |  |
| :---: | :---: |
|  |  |
|  |  |
| 123456789 |  |
|  | GABCDEFGHIJ |
|  |  |
| - abedefghijk lmne |  |
|  | Fsrstuvux ${ }^{\text {a }}$ |
|  |  |
|  |  |
|  <br>  |  |
|  |  |
|  |  |
|  |  |
| FEHEPgres ${ }^{\text {a }}$ |  |
|  |  |

Table 6 SED1225Dbb


Table 7 SED1225Dgb


## Character Generator RAM (CGRAM)

The SED1225 has a built-in CGRAM to program userdefined character patterns for highly flexible signal and character display.
Issue the System Setup command to use the CGRAM. The CGRAM has the 160-bit storage capacity, and it can
store up to four $5 \times 8$-dot character patterns.
The following provides the relationship between CGRAM character patterns and CGRAM addresses and character codes.

| Character Code | RAM Address |  | CGRAM Data |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { Character Display } \\ \hline \text { SEG } \\ \hline \end{array}$ | Signal Display |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | D7 -ـ D0 |  |  |  |  |  |  |  |  | SEGS |  |
| 00H | 00H to 07H | 0 | * | * | * | 0 | 1 | 1 | 1 | 1 | $\square \square \square \square$ | $\square^{1}{ }^{2}$ | 45 |
|  |  | 1 | * | * | * | 1 | 0 | 0 | 0 | 0 | $\square \square \square \square$ | $\square \square$ | $\square \square$ |
|  |  | 2 | * | * | * | 1 | 0 | 0 | 0 | 0 | $\square \square \square \square \square$ | $\square \square$ | $\square \square$ |
|  |  | 3 | * | * | * | 0 | 1 | 1 | 1 | 1 | $\square \square \square \square$ | $\square \square$ | $\square$ |
|  |  | 4 | * | * | * | 0 | 0 | 0 | 0 | 1 | $\square \square \square \square \square$ | $\square \square$ | $\square$ |
|  |  | 5 | * | * | * | 0 | 0 | 0 | 0 | 1 | $\square \square \square \square \square$ | $\square \square$ | $\square$ |
|  |  | 6 | * | * | * | 1 | 1 | 1 | 1 | 0 | - $\square_{\text {- }}^{\square}$ |  | $\square \square$ |
|  |  | 7 | * | * | * | 0 | 0 | 0 | 0 | 0 | $\square \square \square \square \square$ | $\square$ | $\square \square$ |
| 01H | 08H to 0FH | 8 | * | * | * | 0 | 0 | 1 | 0 | 0 | $\square \square \square \square \square$ | $\square \square$ | $\square \square$ |
|  |  | 9 | * | * | * | 0 | 0 | 1 | 0 | 0 | $\square \square \square \square \square$ | $\square \square$ | $\square \square$ |
|  |  | A | * | * | * | 0 | 1 | 1 | 1 | 0 | $\square \square \square \square \square$ | $\square$ | $\square \square$ |
|  |  | B | * | * | * | 0 | 1 | 1 | 1 | 0 | $\square \square \square \square \square$ | $\square$ | $\square \square$ |
|  |  | C | * | * | * | 0 | 1 | 1 | 1 | 0 | $\square \square \square \square \square$ | $\square$ | $\square \square$ |
|  |  | D | * | * | * | 1 | 1 | 1 | 1 | 1 | $\square \square \square \square \square$ |  | $\square \square$ |
|  |  | E | * | * | * | 1 | 1 | 1 | 1 | 1 | - $\square$ - | $\square \square$ | $\square \square$ |
|  |  | F | * | * | * | 0 | 0 | 0 | 0 | 0 | $\square \square \square \square \square$ | $\square \square$ | $\square \square$ |

D7 to D5: Un used
D4 to D0: Character data (1 for display; 0 for no display)
The $5 \times 8$-dot character size can also be set. To do so, use the *7H and *FH RAM addresses. However, the *7H and *FH data is reversed if the underbar cursor is used.

## Symbol Register

The SED1225 has a built-in Symbol register to allow separate symbol setup on the display panel.
The Symbol register has the 120-bit storage capacity, and it can display 120 symbols. Also, the SED1225 contains a Blink register for every 5-dot blinking.

The following provides the relationship between the Symbol register display patterns, RAM addresses and write data.
(13)

(12)


| RAM Address |  | Corresponding symbol bits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 60 H to 6BH | 0 | * | * | BL1 | 1 | 2 | 3 | 4 | 5 |
|  | 1 | * | * | BL2 | 6 | 7 | 8 | 9 | 10 |
|  | : |  |  |  |  |  |  |  |  |
|  | B | * | * | BL12 | 56 | 57 | 58 | 59 | 60 |
| 70 H to 7BH | 0 | * | * | BL13 | 61 | 62 | 63 | 64 | 65 |
|  | 1 | * | * | BL14 | 66 | 67 | 68 | 69 | 70 |
|  | - |  |  |  |  |  |  |  |  |
|  | B | * | * | BL24 | 116 | 117 | 118 | 119 | 120 |

BL1 to BL24: Blinking setup (0 for no blinking; 1 for blinking)
Note: If the symbol size is 1.5 times greater than other dots, we recommend to divide and drive the SEG* and COMS1 and COMS2 separately.

## Static Icon RAM

The SED1225 has a built－in Static Icon RAM to display a static icon separately from the dynamic icon．
The Static Icon RAM has the 20－bit storage capacity，and
it can display 10 icons．The following provides the relationship between the static icon functions and the static icon，RAM address and write data．
（SEGSA，B，C，D，E）

| Function | RAM Address | Static Icon Data |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 |  |  |  |  |  |  |  | SEGSA B C D E |
| Display ON／OFF | 20 H | ＊ | ＊ | ＊ | 0 | 0 | 1 | 1 | 1 |  |
| Blink ON／OFF | 21H | ＊ | ＊ | ＊ | 1 | 0 | 0 | 0 | 1 |  |

（SEGSF，G，H，I，J）

＊：Unused
1 ：Display or blinking
0 ：No display or no blinking
f blink ： 1 to 2 Hz

## Electronic Control RAM (Register)

The SED1225 has the electronic control functions to control LCD drive voltages and to adjust the LCD display density. One of 32 -state LCD voltages can be selected when the 5-bit data is written in the Electronic

Control RAM.
The following provides the relationship between the RAM address and write data by electronic control setup.

| Function | RAM Address | Electronic Control Data |  |  |  |  |  |  |  | Status | VEv |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 - D0 |  |  |  |  |  |  |  |  |  |
| Electronic Control | 28 H | * | * | * | 0 | 0 | 0 | 0 | 0 | 0 | Vreg-0 |
|  |  | * | * | * | 0 | 0 | 0 | 0 | 1 | 1 | Vreg- $\alpha$ |
|  |  | * | * | * | 0 | 0 | 0 | 1 | 0 | 2 | Vreg-2 $\alpha$ |
|  |  |  |  |  |  |  |  |  |  | $\vdots$ | $\vdots$ |
|  |  | * | * | * | 1 | 1 | 1 | 0 | 1 | 29 | Vreg-29 $\alpha$ |
|  |  | * | * | * | 1 | 1 | 1 | 1 | 0 | 30 | Vreg-30 $\alpha$ |
|  |  | * | * | * | 1 | 1 | 1 | 1 | 1 | 31 | Vreg-31 $\alpha$ |
|  | 29H | * | * | * | * | * |  |  |  |  | For test |
| $\begin{aligned} * & : \text { Unused } \\ \alpha & : \alpha=\text { VREG/95 (1/4biased) } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |

## LED RAM (Register)

The SED1225 has the LED drive functions to drive the LCD by controlling the XLE1 and XLE2 pins.

The following provides the relationship between the RAM address and write data by LED register setup.

| Function | RAM Address | LED Register Data |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 |  |  |  |  |  |  |
| LED ON/OFF <br> Timer | 2 AH | $*$ | $*$ | $*$ | $*$ | TIM2 | TIM1 | LED2 |
| LED1 |  |  |  |  |  |  |  |  |

* : Unused

The following defines the XLE1 and XLE2 pin state depending on the TIM1, TIM2, LED1 and LED2 set values.

| LED Register Set Value |  | Output Status (XLE1, XLE2) |
| :---: | :---: | :--- |
| TIM2 <br> TIM1 | LED2 <br> LED1 |  |
| 0 | 0 | XLE = High impedance |
| 0 | 1 | XLE = Low |
| 1 | 0 | Keeps XLE low approximately 15 sec <br> after input of Display ON command. |
| 1 | 1 | XLE = Low |

Note: When this function is used, minimize power supply and power cable impedance to avoid IC misoperation due to large current.

## MAXIMUM ABSOLUTE RATINGS

| Item | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power voltage (1) | Vss | -0.6 to +0.3 | V |
| Power voltage (2) | V5 | -7.0 to +0.3 | V |
| Power voltage (3) | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | V5 to +0.3 | V |
| Input voltage | VIN | Vss -0.3 to +0.3 | V |
| Output voltage | Vo | Vss -0.3 to +0.3 | V |
| Operating temperature | Topr | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage $\quad$ TCP | Tstr | -55 to +100 | ${ }^{\circ} \mathrm{C}$ |
| temperature ${ }^{\text {Bare chip }}$ |  | -65 to +125 |  |



Notes: 1. All voltages are referenced to VDD $=0 \mathrm{~V}$.
2. The following voltage levels must always be satisfied: $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4}$, and $V_{D D} \geq V_{S S} \geq V_{5}$
3. If the LSI is used beyond the maximum absolute rating, the LSI may be destroyed permanently. The LSI should meet the electric characteristics during normal operations. If not, the LSI may be malfunction or the LSI reliability may be lost.

## DC CHARACTERISTICS

(VSS $=-3.6$ to $-1.7 \mathrm{~V}, \mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Item |  | Symbol | Conditions |  | Min. | Typ. | Max. | Unit | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage (1) | Operable | Vss | 1/4 bias |  | -3.6 | -3.0 | -1.7 | V | Vss |
|  |  |  | 1/5 bias |  | -3.6 | -3.0 | -2.7 |  |  |
|  | Data hold voltage |  |  |  | -3.6 |  | -1.5 |  |  |
| Power voltage (2) | Operable | V5 |  |  | -6.0 |  | -3.0 | V | V5 |
|  | Operable | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  |  | $0.5 \times \mathrm{V}_{5}$ |  | Vdd | V | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |
|  | Operable | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  |  | $\mathrm{V}_{5}$ |  | $0.5 \times V_{5}$ | V | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |
| "Hi" input voltage |  | Vінс |  |  | $0.2 \times$ Vss |  | VdD | V | *2 |
| "Lo" input voltage |  | VILC |  |  | Vss |  | $0.8 \times \mathrm{VDD}$ | V | *2 |
| Input leakage current |  | lL | $\mathrm{VIN}=\mathrm{VdD}$ |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | *2 |
| LCD driver ON resistance |  | $\begin{gathered} \text { RoN } \\ \text { (LCD) } \end{gathered}$ | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \Delta \mathrm{~V}=0.1 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{5}=-5.0 \mathrm{~V}$ |  | 10 | 20 | k $\Omega$ | $\underset{* 3}{\mathrm{COM}, \mathrm{SEG}}$ |
| LED driver ON resistance |  | $\begin{gathered} \text { Ron } \\ \text { (LED) } \end{gathered}$ | $\begin{aligned} & \mathrm{Vss}=-3.0 \mathrm{~V} \\ & \mathrm{loL}=10 \mathrm{~mA} \end{aligned}$ |  |  | 100 |  | $\Omega$ | XLE1, XLE2 |
| Static current consumption |  | IdDQ |  |  |  | 0.1 | 5.0 | $\mu \mathrm{A}$ | Vdo |
| Dynamic current consumption | IDD | During display | $V_{5}=-$ | $\begin{aligned} & \text { No loading } \\ & \text { Vss=-1.8V } \end{aligned}$ |  | 20 | 30 | $\mu \mathrm{A}$ | VdD *4 |
|  |  | During display | $V_{5}=$ | No loading $\mathrm{Vss}=-3.0 \mathrm{~V}$ |  | 30 | 45 | $\mu \mathrm{A}$ | VdD *4 |
|  |  | During standby | OSC O <br> No loa | WR off $\text { ; } \mathrm{Vss}=-3.0 \mathrm{~V}$ |  | 10 | 15 | $\mu \mathrm{A}$ | Vdd |
|  |  | During sleep | OSC O <br> No loa | PWR off $\mathrm{g} ; \mathrm{Vss}=-3.0 \mathrm{~V}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ | VdD |
|  |  | During access | fcyc=20 | $\begin{aligned} & \mathrm{Kzz} \\ & \mathrm{Vss}=-3.0 \mathrm{~V} \end{aligned}$ |  | 150 | 300 | $\mu \mathrm{A}$ | VdD *5 |
| Input pin capacity |  | Cln | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, | MHz |  | 8.0 | 10.0 | pF | *3 |


| Frame frequency | $\mathrm{f}_{\mathrm{FR}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VSS}=-3.0 \mathrm{~V}$ | 70 | 100 | 130 | Hz | ${ }^{*} 8$ |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| External clock <br> frequency | fCk |  |  | 33.8 |  | kHz | ${ }^{*} 8,{ }^{*} 9$ |


| Reset time | $\mathrm{t}_{\mathrm{R}}$ |  | 1.0 |  |  | $\mu \mathrm{~s}$ | ${ }^{*} 6$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset pulse width | tRW |  | 10 |  |  | $\mu \mathrm{~s}$ | ${ }^{*} 6$ |
| Reset start time | tres |  | 50 |  |  | ns | ${ }^{*} 7$ |

Dynamic system:

|  | Amp output voltage | V5 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (during $1 / 4$ bias) | $\begin{gathered} 4 \times \\ \text { VREG2 } \end{gathered}$ |  |  | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Reference voltage | Vreg2 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (during $1 / 4$ bias) | -1.55 | -1.5 | -1.45 | V |  |

*1 Although the wide operating character range is guaranteed, a quick and excessive voltage variation may not be guaranteed during access by the MPU. The low-voltage data hold characteristics are valid during Sleep mode. No access by the MPU is allowed during this time.
*2 D0 to D5, D6 (SCL), D7 (SI), A0, RES, XCS, XWR (E), PS, IF, C86
*3 The resistance if a 0.1 -volt voltage is supplied between the SEGn, SEGSn, COMn or COMSn output pin and each power pin (V1, V2, V3 or V 4$)$. It is defined within power voltage (2).
Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}$
where, $\Delta \mathrm{I}$ is current that flows when the 0.1 -volt voltage is supplied between the power supply and output.
*4 Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are operating.
Display character:

*5 Current consumption if always written in "fcyc". The current consumption during access is roughly proportional to the access frequency (fcyc).
*6 The "tR" (reset time) indicates a time period from the rising edge of RES signal to the completion of internal circuit reset. Therefore, the SED1225 enters the normal operation status after "tR".
*7 Defines the minimum pulse width of RES signal. A pulse width greater than "tRW" must be entered for reset.


All signal timings are based on $20 \%$ and $80 \%$ of Vss.
*8 The following provides the relationship between the oscillator frequency (fOSC) for built-in circuit driving and the frame frequency (fFR).
foSC $=13 \times 26 \times \mathrm{fFR}$ (3-line display)
$=13 \times 18 \times \mathrm{fFR}$ (2-line display)
<Reference>
fBLK $=(1 / 128) \times \mathrm{fFR}$
*9 Enter the waveforms in $40 \%$ to $60 \%$ duty to use an external clock instead of the built-in oscillator. If no external clock is entered, fix it to high. (Normal high)

## SIGNAL TIMING CHARACTERISTICS

(1) MPU bus write timing ( 80 series)


| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time Address hold time XCS setup time | $\begin{gathered} \text { A0 } \\ \text { XCS } \end{gathered}$ | $\begin{aligned} & \text { taw } \\ & \text { taH8 } \\ & \text { tacB } \\ & \hline \end{aligned}$ | All timing must be based on $20 \%$ and $80 \%$ of Vss. | 60 30 0 | - | ns |
| System cycle time | XWR | tcycs |  | 1850 | - | ns |
| Write "Lo" pulse width (XWR) |  | tccı |  | 150 | - | ns |
| Write "Hi" pulse width (XWR) |  | tcch |  | 1650 | - | ns |
| Data setup time Data hold time | D0 to D7 | $\begin{aligned} & \text { tos8 } \\ & \text { toH8 } \end{aligned}$ |  | 50 50 | - | ns |


| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time Address hold time XCS setup time | $\begin{gathered} \text { A0 } \\ \text { XCS } \end{gathered}$ |  | All timing must be based on $20 \%$ and $80 \%$ of Vss. | 60 30 0 | - | ns |
| System cycle time | XWR | tcyc8 |  | 1150 | - | ns |
| Write "Lo" pulse width (XWR) |  | tccl |  | 100 | - | ns |
| Write "Hi" pulse width (XWR) |  | tcch |  | 1000 | - | ns |
| Data setup time Data hold time | D0 to D7 | $\begin{aligned} & \text { tos8 } \\ & \text { toH8 } \end{aligned}$ |  | 20 20 | - | ns |

*1 The input signal rise and fall times ( $\mathrm{tr}, \mathrm{tf}$ ) are defined to be 25 nsec max (except for RES input).

*2"tCCL" is defined by the overlap time of XCS low level and XWR low level.
(2) MPU bus write timing ( 68 series)

( $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}, \mathrm{V}$ ss $=-3.6 \mathrm{~V}$ to -1.7 V )

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time Address hold time XCS setup time | $\begin{gathered} \text { A0 } \\ \text { XCS } \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{AW6}} \\ & \mathrm{t}_{\mathrm{AH} 6} \\ & \mathrm{t}_{\mathrm{AC6}} \\ & \hline \end{aligned}$ | All timing must be based on $20 \%$ and $80 \%$ of Vss. | 60 50 0 | - | ns |
| System cycle time | XWR | tcyc6 |  | 1850 | - | ns |
| Enable "Lo" pulse width (XWR) |  | tewL |  | 1650 | - | ns |
| Enable "Hi" pulse width (XWR) |  | tewh |  | 150 | - | ns |
| Data setup time Data hold time | D0 to D7 | $\begin{aligned} & \hline \text { tose } 6 \\ & \text { toH } \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 80 \end{aligned}$ | - | ns |

( $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$, Vss $=-3.3 \mathrm{~V}$ to -2.7 V )

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time Address hold time XCS setup time | $\begin{gathered} \text { A0 } \\ \text { XCS } \end{gathered}$ | $\begin{aligned} & \text { taw } \\ & \text { taHe } \\ & \text { tach }^{2} \end{aligned}$ | All timing must be based on $20 \%$ and $80 \%$ of Vss. | 60 30 0 | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | ns |
| System cycle time | XWR | tcyc6 |  | 1150 | - | ns |
| Enable "Lo" pulse width (XWR) |  | tewl |  | 1000 | - | ns |
| Enable "Hi" pulse width (XWR) |  | tewh |  | 100 | - | ns |
| Data setup time Data hold time | D0 to D7 | $\begin{aligned} & \text { tos6 } \\ & \text { toH6 } \end{aligned}$ |  | $\begin{array}{r} 20 \\ 50 \\ \hline \end{array}$ | - | ns |

*1 The input signal rise and fall times ( $\mathrm{tr}, \mathrm{tf}$ ) are defined to be 25 nsec max (except for RES input).

*2 "tEWh" is defined by the overlap time of XCS low level and XWR low level.
(3) Serial interface

( $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$, Vss $=-3.6 \mathrm{~V}$ to -1.7 V )

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock cycle SCL "Hi" pulse width SCL "Lo" pulse width | SCL | tscyc <br> tshw <br> tsLw | All timing must be based on $20 \%$ and $80 \%$ of Vss. | $\begin{array}{r} 3000 \\ 2850 \\ 150 \end{array}$ | - | ns |
| Address setup time Address hold time | A0 | $\begin{aligned} & \text { tsAS } \\ & \text { tsAH } \\ & \hline \end{aligned}$ |  | 50 800 | - | ns |
| Data setup time Data hold time | SI | $\begin{aligned} & \hline \text { tsDs } \\ & \text { tsDH } \end{aligned}$ |  | 50 50 | - | ns |
| CS-to-SCL time | XCS | $\begin{aligned} & \text { tcss } \\ & \text { tcsh } \end{aligned}$ |  | $\begin{array}{r} 400 \\ 2500 \end{array}$ | - | ns |

( $\mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}, \mathrm{V}$ ss $=-3.3 \mathrm{~V}$ to -2.7 V )

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock cycle SCL "Hi" pulse width SCL "Lo" pulse width | SCL | tscyc <br> tshw <br> tsLw | All timing must be based on $20 \%$ and $80 \%$ of Vss. | $\begin{array}{r} 1400 \\ 1300 \\ 50 \end{array}$ | - | ns |
| Address setup time Address hold time | A0 | $\begin{aligned} & \hline \text { tsAs } \\ & \text { tsDH } \end{aligned}$ |  | 50 500 | - | ns |
| Data setup time Data hold time | SI | $\begin{aligned} & \text { tsos } \\ & \text { tson } \end{aligned}$ |  | 30 30 | - | ns |
| CS-to-SCL time | XCS | tcss |  | $\begin{array}{r} 200 \\ 1500 \end{array}$ | - | ns |

*1 The input signal rise and fall times ( $\mathrm{tr}, \mathrm{tf}$ ) are defined to be 25 nsec max (except for RES input).


## MPU INTERFACES (REFERENCE)

The SED1225 can be connected to the 80 -series or 68 series MPU. Also, it can operate with a less number of signal lines via the serial interface.
If the MPU buses and ports are set to high impedance for
a certain time due to RESET, the RESET signal must be entered in the SED1225 after the SED1225's inputs have been determined.

80-Series MPU


68-Series MPU


Serial Interface


## LCD CELL INTERFACE

12 columns by 3 lines, $5 \times 8$ dots + Symbols


12 columns by 2 lines ( $N=1$ ), $5 \times 8$ dots + Symbols


## LCD DRIVE WAVEFORMS (B WAVEFORMS)



## EXAMPLE OF INSTRUCTION SETUP (REFERENCE)

## Initialization



## SED1225 Series

## Display Mode

| End of initialization |  |
| :---: | :---: |
| RAM address set input <br> RAM (data) write input <br> Display the written contents. |  |

## Standby Mode

(1) Setting the standby mode

(2) Clearing the standby mode


## Sleep Mode

(1) Setting the Sleep mode.

(2) Clearing the sleep mode

(See Note 2)

Note 1. <6> and <7> of $15-1$ indicate RAM initialization. Set the contents to be displayed in the beginning. For items not to be displayed (RAM Clear), use the following steps:

- DD RAM - write 20H (character code).
- CG RAM - write 00H (data '0').
- Symbol register - write 00H (data '0').

The RAM data is unspecified at the time of reset input (after power is turned on). If the data ' 0 ' is not written at this stage, unexpected display may occur to the unset position.

Note 2. Defined by the rising characteristics of the power circuit, time setting varies according to the external capacity. So be sure to make confirmation by external capacity, and set this time.

Note 3. The dynamic drive system display lamp is lit up by the display on/off command when it is on. The static icon lamp is lit by the static icon control command. So to light up the lamp simultaneously with start of display, execute the display on/off control command and static icon control within one frame.

## OPTION LIST

The SED 1225 has the following options. Options are available exclusively for users. Please contact our Sales Department for information.

- The following shows how to define the name of the product compatible with options:

Example: SED1225D $\underset{\uparrow}{*}$
Option compatibility column

## Specification of character generator ROM (CGROM)

The SED1225 incorporates a characters generator ROM consisting of up to 256 types of characters, with each character size featuring $5 \times 7$ (8) dots. The SED1225 CGROM is designed as a masked ROM, and is compatible with the CGROM for exclusive use of the user. For the standard CGROM, see the Character Font Table.

## Specifications of external clock

The SED1225 has an external clock terminal which is provided with two types of functions; fosc and $4 \times$ fosc. Either fosc or $4 \times$ fosc can be selected according to the user's requirements.

|  | Built-in oscillation <br> fosc | External clock <br> fosc | External clock <br> $4 \times$ fosc |
| :---: | :---: | :---: | :---: |
| Standard | $\bigcirc$ | $\bigcirc$ | $\times$ |
| Optional | $\bigcirc$ | $\times$ | $\bigcirc$ |

The standard external clock specifications are set on the fosc.
SED1220/1225/1240 Example of
Reference


## CAUTIONS

The following points should be noted when this Development Specification is used:

1. This Development Specification is subject to modification for improvement without prior notice.
2. This Development Specification is not intended to guarantee enforcement of industrial property and other rights, or to grant license for the use of this product. Examples of applications mentioned in this Development Specification are given for effective understanding of the product. We are not responsible for any circuit problems which might occur due to use of these examples. The size of the values appearing in the characteristics table is represented by the size of the number line.
3. Part or whole of this Development Specification shall not be quoted, reproduced or used for other purposes without permission of our company.

For the use of the semi-conductor, take note of the following:
"Handling cautions for light"
According to the principle of the solar battery the semiconductor characteristics are changed when exposed to light.
So misoperation may occur if this IC is exposed to light.
For the single IC unit, measures against light are not yet completely taken. The board and the product where this IC is mounted must be provided with the following measures:
(1) For designing and mounting, measures must be taken to provide the structure which ensures the light protecting properties of the IC during actual use.
(2) In the inspection process, environmental design must be made with consideration given to the light protecting properties of the IC.
(3) To ensure light protecting properties of the IC, consideration must be given to the surface, back and sides of the IC chip.

