# SED1234/35 Series LCD Controller/Drivers 

## Technical Manual

## Contents

OVERVIEW ..... 5-1
FEATURES ..... 5-1
BLOCK DIAGRAM ..... 5-2
CHIP SPECIFICATION ..... 5-3
DESCRIPTION OF PINS ..... 5-8
FUNCTIONAL DESCRIPTION ..... 5-11
COMMANDS ..... 5-17
CHARACTER GENERATOR ..... 5-21
ABSOLUTE MAXIMUM RATINGS ..... 5-27
DC CHARACTERISTICS ..... 5-28
TIMING CHARACTERISTICS ..... 5-30
MPU INTERFACE (REFERENCE EXAMPLES) ..... 5-33
INTERFACE TO LCD CELLS (REFERENCE) ..... 5-34
LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS) ..... 5-35

## OVERVIEW

The SED1234, 1235 Series is a dot matrix LCD controller driver for character display, and can display a maximum of 48 characters, 4 user-defined characters, and a maximum of 48 symbols by means of 4-bit, 8-bit or serial data sent from a microcomputer.
A built-in character generator ROM is prepared for 256 character types, and each character font consists of $5 \times 7$ dots. A user-defined character RAM for four characters of $5 \times 7$ dots are incorporated, and a symbol register is also incorporated. With these, it is possible to apply this Series to display with a high degree of freedom. This Series can operate handy units with a minimum power consumption by means of its low power consumption and sleep mode.
SED1234, and 1235 depending on the duty of use and the number of display columns.

## FEATURES

- Built-in diplay RAM

48 characters +4 user-defined characters +48 symbols

- CG ROM (for up to 256 characters), CG RAM (4 characters), and symbol register (48 symbols)
- Number of display columns $\times$ number of lines $(12$ columns +2 segment for signal) $\times 4$ lines +48 symbols: SED1234
$(12$ columns +2 segment for signal) $\times 2$ lines +48 symbols: SED1235
- CR oscillation circuit (on-chip C and R)
- High-speed MPU interface

Interfacing with both 68 series and 80
series MPU
Interfacing in 4 bits/8 bits

- Serial interface
- Character font $5 \times 7$ dots
- Duty ratio $1 / 16$ (SED1235) 1/30 (SED1234)
- Simple command setting
- Built-in liquid crystal driving power circuit Power boosting circuit, power regulating circuit, voltage follower $\times 4$
- Built-in electronic volume function
- Low power consumption $100 \mu \mathrm{~A}$ Max. (In normal operation mode: Including the operating current of the built-in power supply)
- Power supply

VDD - Vss (logic section): -2.4 V to -3.6 V
VDD - V5 (liquid crystal drive section)

$$
:-5.0 \mathrm{~V} \text { to }-8.0 \mathrm{~V}
$$

- Wide operating temperature range
$\mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$
- CMOS process
(Pad Pitch)
- COB assemble $126 \mu \mathrm{~m}$ min.
- Delivery form: Chip SED123*D*A, SED123*D*C, SED123*D*F
- This IC is not designed with a protection against radioactive rays.


## SED1230 Series (SED1234, SED1235) Chip Specifications

| Product name | Duty | No. of digits indicated | No. of lines indicated | Font | Vreg temperature slope | Chip thickness | Form at delivery |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1234Dba | 1/30 | 12 columns + 2 segment for signal | 4 lines | Table 6 SED123*DB* | $-0.17 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ | AL-PAD chip |
| SED1235DAA | 1/16 | 12 columns + 2 segment for signal | 2 lines | Table 5 SED123*DA* | $-0.17 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ | AL-PAD chip |
| SED1235Dab | 1/16 | 12 columns + 2 segment for signal | 2 lines | Table 6 SED123*DB* | $-0.17 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ | AL-PAD chip |
| SED1235DGA | 1/16 | 12 columns + 2 segment for signal | 2 lines | Table 7 SED123*DG* | $-0.17 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ | AL-PAD chip |
| SED1235D2C | 1/16 | 12 columns + 2 segment for signal | 2 lines | Table 7 SED123*DG* | External Input | $525 \mu \mathrm{~m}$ | AL-PAD chip |

## BLOCK DIAGRAM



## CHIP SPECIFICATION


$\square \quad$ : NC (Make it floating.)

| SED1234D ${ }_{\text {** }}$ | 1/30 duty |
| :---: | :---: |
| SED1235D ${ }_{\text {类 }}$ | $1 / 16$ duty |
| \#1 Column for CG ROM pattern change |  |
| Chip size: | $10.23 \times 3.11 \mathrm{~mm}$ |
| Pad pitch: | $126 \mu \mathrm{~m}$ (Min.) |
| Chip thickness: | $625 \pm 25 \mu \mathrm{~m}$ (SED123*D*A) |
|  | $525 \pm 25 \mu \mathrm{~m}$ (SED123*D*C) |

1) A1 pad specification

Pad size: A $91 \mu \mathrm{~m} \times 90 \mu \mathrm{~m}$ B $114 \mu \mathrm{~m} \times 114 \mu \mathrm{~m}$
<SED1234D ${ }_{* *>}$ (1/2)
Unit: $\mu \mathrm{m}$

| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 1 | VDD | -4077 | -1371 |
| 2 | VssL | -3526 |  |
| 3 | V5 | -2975 |  |
| 4 | V4 | -2424 |  |
| 5 | V3 | -1855 |  |
| 6 | V2 | -1287 |  |
| 7 | $\mathrm{V}_{1}$ | -719 |  |
| 8 | Vo | -151 |  |
| 9 | VR | 400 |  |
| 10 | Vout | 968 |  |
| 11 | CAP2- | 1519 |  |
| 12 | CAP2+ | 2070 |  |
| 13 | CAP1- | 2638 |  |
| 14 | CAP1+ | 3189 |  |
| 15 | VssR | 3757 |  |
| 16 | VdD | 4308 |  |
| 17 | (NC) | 4883 |  |
| 18 | (NC) | 4883 |  |
| 19 | (NC) | 4883 |  |
| 20 | (NC) | 4883 |  |
| 21 | Vs1 | 4929 |  |
| 22 | P/S | 4924 |  |
| 23 | IF | 4924 |  |
| 24 | RES | 4924 |  |
| 25 | COMS2 | 4950 |  |
| 26 | COM1 | 4950 |  |
| 27 | COM2 | 4950 |  |
| 28 | COM3 | 4950 |  |
| 29 | COM4 | 4950 |  |
| 30 | COM5 | 4950 |  |
| 31 | COM6 | 4950 |  |
| 32 | COM7 | 4950 |  |
| 33 | COM8 | 4896 |  |
| 34 | COM9 | 4769 |  |
| 35 | COM10 | 4642 |  |
| 36 | COM11 | 4515 |  |
| 37 | COM12 | 4388 |  |
| 38 | COM13 | 4262 |  |
| 39 | COM14 | 4135 |  |
| 40 | SEGS2 | 4008 |  |
| 41 | SEG1 | 3881 |  |
| 42 | SEG2 | 3754 |  |
| 43 | SEG3 | 3627 |  |
| 44 | SEG4 | 3501 |  |
| 45 | SEG5 | 3374 |  |
| 47 | SEG7 | 3247 3120 |  |
| 48 | SEG8 | 2993 |  |
| 49 | SEG9 | 2866 |  |
| 50 | SEG10 | 2740 |  |
| 51 | SEG11 | 2613 |  |
| 52 | SEG12 | 2486 |  |
| 53 | SEG13 | 2359 |  |
| 54 | SEG14 | 2232 | $\dagger$ |


| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 55 | SEG15 | 2106 | 1406 |
| 56 | SEG16 | 1979 |  |
| 57 | SEG17 | 1852 |  |
| 58 | SEG18 | 1725 |  |
| 59 | SEG19 | 1598 |  |
| 60 | SEG20 | 1471 |  |
| 61 | SEG21 | 1345 |  |
| 62 | SEG22 | 1218 |  |
| 63 | SEG23 | 1091 |  |
| 64 | SEG24 | 964 |  |
| 65 | SEG25 | 837 |  |
| 66 | SEG26 | 710 |  |
| 67 | SEG27 | 584 |  |
| 68 | SEG28 | 457 |  |
| 69 | SEG29 | 330 |  |
| 70 | SEG30 | 203 |  |
| 71 | SEG31 | 76 |  |
| 72 | SEG32 | -51 |  |
| 73 | SEG33 | -177 |  |
| 74 | SEG34 | -304 |  |
| 75 | SEG35 | -431 |  |
| 76 | SEG36 | -558 |  |
| 77 | SEG37 | -685 |  |
| 78 | SEG38 | -812 |  |
| 79 | SEG39 | -938 |  |
| 80 | SEG40 | -1065 |  |
| 81 | SEG41 | -1192 |  |
| 82 | SEG42 | -1319 |  |
| 83 | SEG43 | -1446 |  |
| 84 | SEG44 | -1572 |  |
| 85 | SEG45 | -1699 |  |
| 86 | SEG46 | -1826 |  |
| 87 | SEG47 | -1953 |  |
| 88 | SEG48 | -2080 |  |
| 89 | SEG49 | -2207 |  |
| 90 | SEG50 | -2333 |  |
| 91 | SEG51 | -2460 |  |
| 92 | SEG52 | -2587 |  |
| 93 | SEG53 | -2714 |  |
| 94 | SEG54 | -2841 |  |
| 95 | SEG55 | -2968 |  |
| 96 | SEG56 | -3094 |  |
| 97 | SEG57 | -3221 |  |
| 98 | SEG58 | -3348 |  |
| 99 | SEG59 | -3475 |  |
| 100 | SEG60 | -3602 |  |
| 101 | SEGS6 | -3729 |  |
| 102 | COM28 | -3855 |  |
| 103 | COM27 | -3982 |  |
| 104 | COM26 | -4109 |  |
| 105 | COM25 | -4236 |  |
| 106 | COM24 | -4363 | $\checkmark$ |
| 107 | COM23 | -4679 | 1405 |
| 108 | COM22 | -4806 | 1405 |

<SED1234D ${ }_{* *>}$ (2/2)

| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| 109 | COM21 | -4933 | 1405 |
| 110 | COM20 | -4964 | 1094 |
| 111 | COM19 |  |  |
| 112 | COM18 |  | 966 |
| 113 | COM17 |  | 839 |
| 114 | COM16 |  | 712 |
| 115 | COM15 |  | 584 |
| 116 | COMS3 |  | 457 |
| 117 |  |  | 330 |
| 118 | A0 |  | WR |
| 119 | CS |  | 75 |
| 120 | D7 |  | 75 |
| 121 | D6 |  | -52 |
| 122 | D5 |  | -180 |
| 123 | D4 |  | -434 |
| 124 | D3 |  | -562 |
| 125 | D2 |  | -689 |
| 126 | D1 |  | -816 |
| 127 | D0 |  | -943 |

Note 1: Set the pin (NC) to the floating state.
2 : Be sure to connect the pins VsSL and VssR outside. They are called Vss in the following text descriptions.
<SED1235D ${ }_{* *>}$ (1/2)
Unit: $\mu \mathrm{m}$

| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 1 | VDD | -4077 | -1371 |
| 2 | VssL | -3526 |  |
| 3 | V5 | -2975 |  |
| 4 | V4 | -2424 |  |
| 5 | V3 | -1855 |  |
| 6 | V2 | -1287 |  |
| 7 | $\mathrm{V}_{1}$ | -719 |  |
| 8 | Vo | -151 |  |
| 9 | VR | 400 |  |
| 10 | Vout | 968 |  |
| 11 | CAP2- | 1519 |  |
| 12 | CAP2+ | 2070 |  |
| 13 | CAP1- | 2638 |  |
| 14 | CAP1+ | 3189 |  |
| 15 | VssR | 3757 |  |
| 16 | VdD | 4308 | $\checkmark$ |
| 17 | (NC) | 4883 | -1343 |
| 18 | (NC) | 4883 | -1233 |
| 19 | (NC) | 4883 | -1123 |
| 20 | (NC) | 4883 | -1013 |
| 21 | Vs1 | 4929 | -903 |
| 22 | P/S | 4924 | -184 |
| 23 | IF | 4924 | -57 |
| 24 | RES | 4924 | 70 |
| 25 | COMS2 | 4950 | 255 |
| 26 | COM1 | 4950 | 382 |
| 27 | COM2 | 4950 | 510 |
| 28 | COM3 | 4950 | 637 |
| 29 | COM4 | 4950 | 764 |
| 30 | COM5 | 4950 | 891 |
| 31 | COM6 | 4950 | 1019 |
| 32 | COM7 | 4950 | 1146 |
| 33 | COM8 | 4896 | 1406 |
| 34 | COM9 | 4769 |  |
| 35 | COM10 | 4642 |  |
| 36 | COM11 | 4515 |  |
| 37 | COM12 | 4388 |  |
| 38 | COM13 | 4262 |  |
| 39 | COM14 | 4135 |  |
| 40 | SEGS2 | 4008 |  |
| 41 | SEG1 | 3881 |  |
| 42 | SEG2 | 3754 |  |
| 43 | SEG3 | 3627 |  |
| 44 | SEG4 | 3501 |  |
| 45 | SEG5 | 3374 |  |
| 46 47 | SEG6 | 3247 |  |
| 48 | SEG88 | 2993 |  |
| 49 | SEG9 | 2866 |  |
| 50 | SEG10 | 2740 |  |
| 51 | SEG11 | 2613 |  |
| 52 | SEG12 | 2486 |  |
| 53 | SEG13 | 2359 |  |
| 54 | SEG14 | 2232 | $\downarrow$ |


| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 55 | SEG15 | 2106 | -1406 |
| 56 | SEG16 | 1979 |  |
| 57 | SEG17 | 1852 |  |
| 58 | SEG18 | 1725 |  |
| 59 | SEG19 | 1598 |  |
| 60 | SEG20 | 1471 |  |
| 61 | SEG21 | 1345 |  |
| 62 | SEG22 | 1218 |  |
| 63 | SEG23 | 1091 |  |
| 64 | SEG24 | 964 |  |
| 65 | SEG25 | 837 |  |
| 66 | SEG26 | 710 |  |
| 67 | SEG27 | 584 |  |
| 68 | SEG28 | 457 |  |
| 69 | SEG29 | 330 |  |
| 70 | SEG30 | 203 |  |
| 71 | SEG31 | 76 |  |
| 72 | SEG32 | -51 |  |
| 73 | SEG33 | -177 |  |
| 74 | SEG34 | -304 |  |
| 75 | SEG35 | -431 |  |
| 76 | SEG36 | -558 |  |
| 77 | SEG37 | -685 |  |
| 78 | SEG38 | -812 |  |
| 79 | SEG39 | -938 |  |
| 80 | SEG40 | -1065 |  |
| 81 | SEG41 | -1192 |  |
| 82 | SEG42 | -1319 |  |
| 83 | SEG43 | -1446 |  |
| 84 | SEG44 | -1572 |  |
| 85 | SEG45 | -1699 |  |
| 86 | SEG46 | -1826 |  |
| 87 | SEG47 | -1953 |  |
| 88 | SEG48 | -2080 |  |
| 89 | SEG49 | -2207 |  |
| 90 | SEG50 | -2333 |  |
| 91 | SEG51 | -2460 |  |
| 92 | SEG52 | -2587 |  |
| 93 | SEG53 | -2714 |  |
| 94 | SEG54 | -2841 |  |
| 95 | SEG55 | -2968 |  |
| 96 | SEG56 | -3094 |  |
| 97 | SEG57 | -3221 |  |
| 98 | SEG58 | -3348 |  |
| 99 | SEG59 | -3475 |  |
| 100 | SEG60 | -3602 |  |
| 101 | SEGS6 | -3729 |  |
| 102 | (NC) | -3855 |  |
| 103 | (NC) | -3982 |  |
| 104 | (NC) | -4109 |  |
| 105 | (NC) | -4236 |  |
| 106 | (NC) | -4363 | $\checkmark$ |
| 107 | (NC) | -4679 | 1405 |
| 108 | (NC) | -4806 | 1405 |

<SED1235D ${ }_{* *>}$ (2/2)

| PAD |  | COORDINATES |  |
| :---: | :---: | :---: | :---: |
| No. | Name | X | Y |
| 109 | COM14 | -4933 | 1405 |
| 110 | COM13 | -4964 | 1094 |
| 111 | COM12 |  | 966 |
| 112 | COM11 |  | 839 |
| 113 | COM10 |  | 712 |
| 114 | COM9 |  | 584 |
| 115 | COM8 |  | 457 |
| 116 | COMS3 |  | 330 |
| 117 | A0 |  | 202 |
| 118 | WR |  | 75 |
| 119 | CS |  | -52 |
| 120 | D7 |  | -180 |
| 121 | D6 |  | -307 |
| 122 | D5 |  | -434 |
| 123 | D4 |  | -562 |
| 124 | D3 |  | -689 |
| 125 | D2 |  | -816 |
| 126 | D1 |  | -943 |
| 127 | D0 | $\checkmark$ | -1071 |

Note 1: Set the pin (NC) to the floating state.
2 : Be sure to connect the pins VssL and VssR outside. They are called Vss in the following text descriptions.

## DESCRIPTION OF PINS

## Power Pins

| Pin name | 1/0 | Description | Q'ty |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | Logic + power pin. Also used as MPU power pin Vcc. | 2 |
| Vss | Power supply | Logic - power pin. Connected to the system GND. | 2 |
| $\begin{aligned} & \hline \mathrm{V}_{0}, \mathrm{~V}_{1} \\ & \mathrm{~V}_{2}, \mathrm{~V}_{3} \\ & \mathrm{~V}_{4}, \mathrm{~V}_{5} \end{aligned}$ | Power supply | Multi-level power supply for liquid crystal drive. <br> The voltage determined in the liquid crystal cell is resistancedivided or impedance-converted by operational amplifier, and the resultant voltage is applied. <br> The potential is determined on the basis of VDD and the following equation must be respected. $V_{D D}=V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}, V_{\text {DD }} \geq V_{S S} \geq V_{5} \geq V_{\text {OUT }}$ <br> When the built-in power supply is ON , the following voltages are given to pins $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$ by built-in power circuit: $\begin{aligned} & V_{1}=1 / 5 V_{5} \\ & V_{2}=2 / 5 V_{5} \\ & V_{3}=3 / 5 V_{5} \\ & V_{4}=4 / 5 V_{5} \end{aligned}$ | 6 |
| Vs1 | 0 | Power supply voltage output pin for oscillating circuit. Don't connect this pin to an external load. | 1 |

## LCD Power Circuit Pins

| Pin name | I/O | Description | Q'ty |
| :---: | :---: | :--- | :---: |
| CAP1+ | O | Capacitor positive side connecting pin for boosting. <br> This pin connects the capacitor with pin CAP1-. | 1 |
| CAP1- | O | Capacitor negative side connecting pin for boosting. <br> This pin connects a capacitor with pin CAP+. | 1 |
| CAP2+ | O | Capacitor positive side connecting pin for boosting. <br> This pin connects a capacitor with pin CAP2-. | 1 |
| CAP2- | O | Capacitor negative side connecting pin for boosting. <br> This pin connects a capacitor with pin CAP2+. | 1 |
| VouT | O | Output pin for boosting. This pin connects a smoothing capacitor <br> with VSS pin. | 1 |
| VR | I | Voltage regulating pin. This pin gives a voltage between VDD and <br> V5 by resistance-division of voltage. | 1 |

## Pins for System Bus Connection

| Pin name | 1/0 | Description |  |  |  |  |  |  | Q'ty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { D7 (SI) } \\ \text { D6 (SCL) } \\ \text { D5 ~ DO } \end{gathered}$ | 1 | 8 -bit input data bus. These pins are connected to a 8 -bit or 16 -bit standard MPU data bus. <br> When P/S = "Low", the D7 and D6 pins are operated as a serial data input and a serial clock input respectively. |  |  |  |  |  |  | 8 <br>  <br>  <br>  <br>  <br>  |
|  |  | P/S | D7 | D6 | D5 ~ D0 | CS | A0 |  |  |
|  |  | "Low" | SI | SCL | - | $\overline{\mathrm{CS}}$ | A0 |  |  |
|  |  | "High" | D7 | D6 | D5 ~ D0 | $\overline{\mathrm{CS}}$ | A0 |  |  |
|  |  | When P/S = "Low," be sure to fix D5 to D0 to "High" or "Low." |  |  |  |  |  |  |  |
| A0 | I | Usually, this pin connects the least significant bit of the MPU address bus and identifies a data command. <br> 0 : Indicates that D0 to D7 are a command. <br> 1 : Indicates that D0 to D7 are display data. |  |  |  |  |  |  | 1 |
| RES | I | In case of a 68 series MPU, initialization can be performed by changing RES $\sqcap$. In case of an 80 series MPU, initialization can be performed by changing $\llcorner$. <br> A reset operation is performed by edge sensing of the RES signal. An interface type for the $68 / 80$ series MPU is selected by input level after initialization. <br> "L" : 80 series MPU interface <br> "H" : 68 series MPU interface |  |  |  |  |  |  | 1 |
| $\overline{C S}$ | 1 | Chip select signal. Usually, this pin inputs the signal obtained by decoding an address bus signal. At the "Low" level, this pin is enabled. |  |  |  |  |  |  | 1 |
| $\overline{W R}$ (E) | 1 | <When connecting an 80 series MPU> <br> Active "Low". This pin connects the $\overline{\mathrm{WR}}$ signal of the 80 series MPU. The signal on the data bus is fetched at the rise of the WR signal. <br> When P/S = "Low," be sure to fix the $\overline{W R}$ signal to "High" or "Low." <When connecting a 68 series MPU> <br> Active "High". This pin becomes an enable clock input of the 68 series MPU. |  |  |  |  |  |  | 1 |
| P/S | I | This pin switches between serial data input and parallel data input. |  |  |  |  |  |  | 1 |
|  |  | P/S |  | Select | Data/Comm |  | Data | Serial Clock |  |
|  |  | "High" |  |  | A0 |  | D0~D7 | - |  |
|  |  | "Low" |  |  | A0 |  | SI | SCL |  |
| IF | I | Interface <br> "High <br> "Low <br> When P/ | $\begin{aligned} & \text { ata ler } \\ & \text { 8-bit } \\ & \text { 4-bit } \\ & =\text { "Lon } \end{aligned}$ | gth sel arallel arallel , conn | ect pin for <br> input <br> input <br> nect this pin | aralle <br> o VD | data inp <br> or Vss |  | 1 |

## Liquid Crystal Drive Circuit Signals

SED1234

| Pin name | I/O | Description | Q'ty |
| :---: | :---: | :--- | :---: |
| COM1~ <br> COM28 | O | Common signal output pin (for characters) | 28 |
| COMS2, <br> CMOS3 | O | Common signal output pin (except for characters) <br> CMOS2, CMOS3: Common output for symbol display | 2 |
| SEG1~ <br> SEG60 | O | Segment signal output pin (for characters) | 60 |
| SEGS2, <br> SEGS6 | O | Segment signal output pin (except for characters) <br> SEGS2, SEGS6: Segment output for signal output | 2 |

SED1235

| Pin name | I/O | Description | Q'ty |
| :---: | :---: | :--- | :---: |
| COM1~ <br> COM14 | O | Common signal output pin (for characters) <br> COM8~COM14:W output | 14 <br> $(21)$ |
| COMS2, <br> CMOS3 | O | Common signal output pin (except for characters) <br> CMOS2, CMOS3: Common output for symbol display | 2 |
| SEG2~ <br> SEG60 | O | Segment signal output pin (for characters) | 60 |
| SEGS2, <br> SEGS6 | O | Segment signal output pin (except for characters) <br> SEGS2, SEGS6: Segment output for signal output | 2 |

## FUNCTIONAL DESCRIPTION

## MPU Interface

## Selection of interface type

In the SED1234, SED1235, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting "High" or "Low" as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.

Table 1

| P/S | Type | $\overline{\mathrm{CS}}$ | A 0 | $\overline{\mathrm{WR}}$ | SI | SCL | $\mathrm{D} 0 \sim \mathrm{D} 7$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "High" | Parallel Input | $\overline{\mathrm{CS}}$ | A 0 | $\overline{\mathrm{WR}}$ | - | - | $\mathrm{D} 0 \sim \mathrm{D7}$ |
| "Low" | Serial Input | $\overline{\mathrm{CS}}$ | A 0 | - | SI | SCL | - |

Parallel Input
In the SED1234, SED1235, when parallel input is selected ( $\mathrm{P} / \mathrm{S}=$ "High"), it can be directly connected to the 80 series MPU bus or 68 series MPU bus, as shown in Table 2, if either "High" or "Low" is selected as RES pin polarity after a reset input, because the RES pin has an MPU select function.
Selection between 8 bits and 4 bits is performed by command.
Table 2

| RES input polarity | Type | A0 | $\overline{\text { WR }}$ | $\overline{\mathrm{CS}}$ | D0~D7 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| High-to-low active | 68 series | A0 | E | $\overline{\mathrm{CS}}$ | D0~D7 |
| Low-to-high active | 80 series | A0 | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{CS}}$ | D0~D7 |

## Interface with 4-bit MPU interface

When data transfer is performed by 4-bit interface ( $\mathrm{IF}=0$ ), an 8 -bit command, data and address are divided into two parts.

$\overline{W R}$


D7 to D4


Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then perform writing.

## Serial interface ( $\mathrm{P} / \mathrm{S}=$ "Low")

The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled in the ship selected status ( $\mathrm{CS}=$ "Low").
When no chip is selected, the shift register and counter are reset to the initial status.
Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).
At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.
The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = "High", it is regarded as display data. When $\mathrm{A} 0=$ "Low", it is regarded as a command.
The A0 input is read in and identified at the rise of the 8 x n -th clock of Serial Clock (SCL) after chip selection.
Fig. 1 shows a timing chart of the serial interface.
Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.
We recommend the user to perform an operation check with a real machine.
We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.


Fig. 1

## Identification of data bus signals

The SED1234, SED1235 series identifies data bus signals, as shown in Table 3, by combinations of A0 and $\overline{\mathrm{WR}}(\mathrm{E})$.
Table 3

| Common | 68 series | 80 series | Function |
| :---: | :---: | :---: | :---: |
| A 0 | E | $\overline{\mathrm{WR}}$ |  |
| 1 | 1 | 0 | Writing to RAM and symbol register |
| 0 | 1 | 0 | Writing to internal register (command) |

## Chip select

The SED1234, SED1235 series has a chip select pin ( $\overline{\mathrm{CS}})$. Only when $\overline{\mathrm{CS}}=$ "Low", MPU interfacing is enabled. In any status other than Chip Select, D0 to D7 and A0, $\mathrm{WR}, \mathrm{SI}$ and SCL inputs are invalidated. When a serial input interface is selected, the shift register and counter are reset.

However, the Reset signal is input regardless of the $\overline{\mathrm{CS}}$ status.

## Power Circuit

This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive.
The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.
The power circuit incorporated in the SED1234, SED1235 Series is set for a small-scale liquid crystal panel, so that its display quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity. In this case, an external power supply must be used.

A power circuit function can be selected by power control command. With this, an external power supply and a part of the internal power supply can be used together.

Note 1
Note 2
Note 3

| Boosting <br> circuit | Voltage regulat- <br> ing circuit | Voltage <br> follower | External <br> voltage input | Boosting <br> system pin |
| :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | 0 | 0 | - |  |
| $\times$ | 0 |  | Vout | OPEN |
| $\times$ | $\times$ | 0 | $\mathrm{~V}_{5}=\mathrm{VOUT}^{2}$ | OPEN |
| $\times$ | $\times$ | $\times$ | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}, \mathrm{~V}_{5}$ | OPEN |

Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open and give a liquid crystal drive voltage to the Vout pin from the outside.
Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins open, connect between the V5 pin and Vout pin, and give a liquid crystal drive voltage from the outside.
Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ and V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and Vout pins open.

## Triple boosting circuit

When a capacitor is connected between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between Vss pin and Vout pin respectively, the potential between the VDD pin and Vss pin is boosted triple and output to the Vout pin. In case of double boosting, remove the capacitor between CAP2+ and CAP2- in connection for triple boosting operation and strap between CAP2- and


## Potential during double boosting

## Voltage regulating circuit

The voltage regulation circuit regulates the boosted voltage developed at Vout. It outputs the regulated LCD driving voltage at the V5 terminal. An internal resistor can be inserted into the regulation circuit feedback loop providing the following voltage levels at the V5 terminal.

When V5 is required to be different than the above case, leave the internal feedback resistor out of the circuit. V5 can be regulated within a range of $|\mathrm{V} 5|<\mid$ VOUT $\mid$. It may be calculated by the following formula:

$$
\mathrm{V} 5=\left(1+\frac{\mathrm{Rb}}{\mathrm{Ra}}\right) \cdot \mathrm{VREG} \cdot
$$

$\qquad$
Wherein, Vreg is the constant voltage source inside the SED1230 Series and the voltage is constant at VREG $\fallingdotseq$ 3.1 V . Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed resistors R1 and R3 and a variable resistor R2.

Vout pin. Then, a double boosted output can be obtained from the Vout pin (CAP2-).
The boosting circuit uses a signal from the oscillator ourput.
Accordingly, it is necessary that the oscillating circuit must be in operation. The potential relationship of boosting is shown below.


Potential during triple boosting

The voltage regulator circuit carries a temperature gradient of about $-0.17 \% /{ }^{\circ} \mathrm{C}$ under VREG outputs. When any other temperature gradient is required, connect a thermistor in series to the output voltage regulating register.

Since the VR terminal has a high input impedance, it is necessary to take noise suppression measures such as shortening the input wiring and shielding the wiring run.


Example 1:
Condition: $\mathrm{I}(\mathrm{R} 1, \mathrm{R} 2, \mathrm{R} 3) \leq 5 \mu \mathrm{~A} \quad \mathrm{~V} 5=-6$ to -8 V
Setting: $\left.\begin{array}{ll}\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=8 \mathrm{~V} / 5 \mu \mathrm{~A}=1.6 \mathrm{M} \Omega \\ & 8 \mathrm{~V}=(1+\mathrm{Rb} / \mathrm{Ra}) 3.0 \mathrm{~V} \mathrm{Rb} / \mathrm{Ra}=1.67 \\ & 6 \mathrm{~V}=(1+\mathrm{Rb} / \mathrm{Ra}) 3.0 \mathrm{~V} \mathrm{Rb} / \mathrm{Ra}=1\end{array}\right\} \cdots\left\{\begin{array}{l}\mathrm{R} 1=600 \mathrm{~K} \Omega \\ \mathrm{R} 2=200 \mathrm{~K} \Omega \\ \mathrm{R} 3=800 \mathrm{~K} \Omega\end{array}\right.$

- Voltage Regulation Circuit Using Electronic Contrast Control Register

The contrast control register controls the liquid crystal driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts the contrast of the liquid crystal display (see section 122).

The commands provide 4-bits of voltage level data to the electronic volume control register. This provides for the selection of 16 different voltage levels for the liquid crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage regulation circuit using electronic control commands. For reference information, when the electronic volume control registor value is at $(1,1,1,1)$, the constant current value becomes: IREF $\fallingdotseq 3.65 \mu \mathrm{~A}$.
[An exemplary constant setting when the electronic volume control function is being used]

$$
\begin{aligned}
& \mathrm{V} 5=\left(1+\frac{\mathrm{Rb}}{\mathrm{Rc}}\right) \cdot \mathrm{VREG}^{\cdots} \ldots \ldots \ldots \ldots \ldots \ldots \ldots . . .(2) \\
& \mathrm{Rc}_{\mathrm{c}}=\frac{\mathrm{Ra} \times \mathrm{RI}_{\mathrm{I}}}{\mathrm{Ra}+\mathrm{RI}^{\prime}} \\
& \mathrm{RI}=\frac{\mathrm{VR}}{\mathrm{IREF}}
\end{aligned}
$$



Fig. 9
(1) Determining the V5 voltage setting range by the electronic volume control

Liquid crystal driving voltage V5: max. $-6 \mathrm{v} \sim \min .-8 \mathrm{~V}$
V 5 variable voltage range: 2 V
(2) Determinig the Rb
$\mathrm{Rb}=\mathrm{V} 5$ variable voltage range/ IREF
$=2 \mathrm{~V} / 3.65 \mu \mathrm{~A}$
$=548 \mathrm{~K} \Omega$
(3) Determining the Ra

$$
\begin{aligned}
\mathrm{Ra} & =\frac{\text { VREG }}{(\mathrm{V} 5 \text { voltage setting max }-\mathrm{VREG}) / \mathrm{Rb}} \text { (Use absolute values for VREG and V5 voltage settings.) } \\
& =\frac{3.1 \mathrm{~V}}{(6 \mathrm{~V}-3.1 \mathrm{~V}) / 548 \mathrm{~K} \Omega} \\
& =585 \mathrm{~K} \Omega
\end{aligned}
$$

(4) Regulating the Ra

Set the electronic volume control register to $(\mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(1,0,0,0)$ or $(0,1,1,1)$ before matching the Ra value to the optimum contrast.

Since IREF is a simplified constant voltage source, fluctuations upto $\pm 40 \%$ must be taken into consideration, as a dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is : $\Delta$ IREF $\fallingdotseq-0.037 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$. Determine the Ra and Rb for the using LCD panel in consideration of the above dispersion and the variation by the temperature.

When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG and IREF, use a variable registor as Ra and perform optimum contrast adjustment according to the above item (4) with each IC chip.

When the electronic volume control function is not being used, set the electronic volume control register to ( 0,0 , 0,0 ) using the RES signal or the electronic volume control register setting command.

## Liquid crystal voltage generating circuit

The V5 potential is resistance-divided inside the IC so that $V_{1}, V_{2}, V_{3}$ and $V_{4}$ potentials are generated for liquid crystal drive.
Furthermore, the V1, V2, V3 and V4 are impedanceconverted by voltage follower and the then supplied to

When a built-in power supply is used
Under a triple boosting


When an external power regulator is used
(The built-in power regulator is not used)

the liquid crystal drive circuit.
The liquid crystal drive voltage is fixed to $1 / 5$ bias.
As shown in the diagrams below, the capacitor (C2) for voltage stabilization must be externally connected to the V1 to V5 pins of liquid crystal power pins.

The diagram under a double boosting


When a built-in power supply is not used


Reference setting values: $\quad \mathrm{C} 1: 0.1-4.7 \mu \mathrm{~F} \quad$ We recommend the user to set the optimum values to capacitors C 1 C2: $0.1 \mu \mathrm{~F}$ and C2 according to the panel size watching the liquid crystal display and drive waveforms.

## Low Power Consumption Mode

The SED1234, SED1235 Series is provided with the standby mode and sleep mode with the object of low power consumption when the unit is in the standby state.

## - Sleep Mode

After the power circuit and oscillating circuit are turned off by command and the power save command is executed, the sleep mode is set. This mode permits reducing current consumption nearly to the static current value.

1. Liquid crystal display output

COM1 ~ COM28, COMS2, COMS3 : VDD level SEG1 ~ SEG60, SEGS2, SEGS6 : VDD level
2. DD RAM, CG RAM and symbol register

Written contents do not change and are stored regardless of whether the sleep mode is turned on or off.
3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits stops.
4. Power circuit and oscillating circuit

Turn off the built-in power supply and oscillating circuit by power save command and power control command.

## Reset Circuit

When the RES input goes active, this LSI enters the initialization status.

1. Display ON/OFF control
$\mathrm{C}=0:$ Cursor OFF
$\mathrm{B} \quad=0 \quad:$ Blink OFF
$\mathrm{DC}=0$ : Double cursor OFF
$\mathrm{D}=0:$ Display OFF
2. Power save
$\mathrm{O}=0:$ Oscillating circuit OFF
PS $=0$ : Power save OFF
3. Power control
$\mathrm{VC}=0:$ Voltage regulating circuit OFF
$\mathrm{VF}=0:$ Voltage follower OFF
$\mathrm{P}=0:$ Boosting circuit OFF
4. System set

CG $=0:$ No use of CG RAM
As described in 6.1 MPU Interface, the RES pin is connected to the MPU reset pin and performs initialization concurrently with the MPU.
Regarding the reset signal, a pulse of at least $10 \mu$ s or more active level must be input as described in 9. DC Characteristics. Usually, the operation status is started in $1 \mu \mathrm{~s}$ from the edge of the RES signal.
In the SED 1230 Series where the built-in liquid crystal power circuit is not used, the RES input must be active when the external liquid crystal power supply is turned on.

## COMMANDS

Table 4 shows a command list. In the SED1230 Series, each data bus signal is identified by a combination of A0 and $\overline{\mathrm{WR}}(\mathrm{E})$.
Command interpretation and execution are performed by only internal timing. This permits high-speed processing.

## - Outline of Commands

| Command type | Command name | A0 | WR |
| :--- | :--- | :---: | :---: |
| Display control <br> instruction | Cursor Home | 0 | 0 |
|  | Display ON/OFF Control | 0 | 0 |
|  | Power Save | 0 | 0 |
|  | Power Control <br> Rectronic Volume | 0 | 0 |
| Address control <br> instruction | Address Set | 0 | 0 |
| Data input <br> instruction | Data Write | 1 | 0 |

The execution time of each instruction is determined by the internal processing time of the SED1230 Series. Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (tcyc) and execute the next instruction.

- Outline of Commands
(1) Cursor Home

This command presets the address counter to 30 H . When the cursor is displayed, this command moves it to column 1 of line 1 .

| A0 | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | * | * | * | * |

(2) Display ON/OFF Control

This command performs display and cursor setting.
Note: Control the symbols that are driven by COMS1 and SEGS1, by the Static Display Control command.

| A 0 | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | C | B | DC | D |

D $\quad=0 \begin{aligned} & : \text { Display OFF } \\ & 1\end{aligned}$

DC $\quad=0 \quad$ : Double cursor OFF
1 : Double cursor ON

B $\quad=0 \quad:$ Cursor blink OFF
1 : Cursor blink ON
In the blink state, display characters in normal video and display characters in monochrome reverse video are displayed alternately.
The repetition cycle of alternate display is about 1 second.

$$
\begin{aligned}
\mathrm{C} & =0 \\
1 & : \text { Non-display of cursor } \\
& \text { Display of cursor }
\end{aligned}
$$

The relationship between C and B registers and cursor display is shown in the following table.

| C | B | Cursor display |
| :---: | :---: | :--- |
| 0 | 0 | Non-display |
| 0 | 1 | Non-display |
| 1 | 0 | Display in monochrome reverse <br> video |
| 1 | 1 | Alternate display of display charac <br> ters in normal video and display <br> characters in monochrome reverse <br> video |

The cursor display position corresponds to the position indicated by address counter.

Accordingly, to move the cursor, change the address counter value by the RAM Address Set command or auto increment by writing RAM data.

If the address counter is set at the symbol register position with $(C, B)=(1,0)$, symbols can be caused to blink selectively.
(3) Power Save

This command is used to control the oscillating circuit and set and reset sleep mode.

| A 0 | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | $*$ | $*$ | O | PS |

PS $\quad=0 \quad:$ Power save OFF (reset)
1 : Power save ON (set)
$\mathrm{O} \quad=0 \quad:$ Oscillating circuit OFF (stop of oscillation)
1 : Oscillating circuit ON (oscilla tion)
(4) Power Control

This command is used to control the operation of the built-in power circuit.

| A0 | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | VC | VF | P |

$\mathrm{P} \quad=0 \quad:$ Boosting circuit OFF
1 : Boosting circuit ON
Note: To operate the boosting circuit the oscillating circuit must be in operation.

VF $\quad=0 \quad$ : Voltage follower OFF
1 : Voltage follower ON
VC $\quad=0 \quad:$ Voltage regulating circuit OFF
1 : Voltage regulating circuit ON
(5) System Set

This command set the use or non-use of display lines and CG RAM.
Execute this command first after turning on the power supply or after resetting.

| A0 | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | N2 | N1 | * | PS |


| CG | $=0$ | $:$ Use of CG RAM |
| :--- | ---: | :--- |
|  | 1 | $:$ Non-use of CG RAM |
| N2 | N1 |  |
| 0 | 0 | $: 2$ lines |
| 0 | 1 | $: 3$ lines |
| 1 | 0 | $: 4$ lines |

(6) Electronic Volume Register Set This command controls the liquid crystal driving voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply,
thereby adjusting the gradation of liquid crystal display.
When data is set in the 4-bit register, the liquid crystal driving voltage can take one of 16 voltage states.

| A 0 | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 1 | MSB | $*$ | $*$ | LSB |

Hex Code
$70 \mathrm{H} \sim 7 \mathrm{FH}$

| MSB | . | . | LSB | $\mid$ V5 $\mid$ | $\mid$ IREF $\mid$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Small | $0.0 \mu \mathrm{~A}$ |
|  |  |  | $:$ | $:$ | $:$ |
|  |  | . |  | $:$ | $:$ |
| 1 | 1 | 1 | 1 | Large | $3.65 \mu \mathrm{~A}$ |

When the electronic volume function is not used, set $(\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0)=(0,0,0,0)$.
(7) RAM Address Set

This command sets addresses to write data into the DD RAM, CG RAM and symbol register in the address counter.

When the cursor is displayed, the cursor is displayed at the display position corresponding to the DDRAM address set by this command.

| A 0 | WR | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | ADDRESS |  |  |  |  |  |  |

(1) The settable address length is ADDRESS $=00 \mathrm{H}$ to 7 FH .
(2) Before writing data into the RAM, set the data write address by this command. Next, when data is written in succession, the address is automatically incremented.

RAM Map


[^0](8) Data Write

| A 0 | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  |  | DATA |  |  |  |  |  |

(1) This command writes data into the DD RAM, CG RAM or symbol register.
(2) After this command is executed, the address counter is automatically incremented by 1 . This permits writing data in succession.
<Example of Data Writing>
The following is an example of writing one-line data into the DD RAM in succession.


Note: When executing instructions in succession, reserve a time exceeding tCYC and execute the next instruction.

Table 4 SED1234/SED1235 Command List

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 |  | D7 | D6 | D5 | D4 |  | D3 | D2 | D1 | D0 |  |
| (1) Cursor Home | 0 | 0 | 0 | 0 | 0 | 1 |  | * | * | * | * | Moves the cursor to the home position. |
| (2) Display ON/OFF Control | 0 | 0 | 0 | 0 | 1 | 1 |  | C | B | DC | D | Sets cursor ON/OFF (C), cursor blink ON//OFF (B), double cursor ON/OFF (DC) and display ON/OFF (D). <br> $\mathrm{C}=1$ (cursor ON) 0 (cursor OFF), $\mathrm{B}=1$ (blink ON) <br> 0 (blink OFF) DC = 1 (double cursor ON) <br> 0 (double cursor OFF), $\mathrm{D}=1$ (display ON ) <br> $\mathrm{D}=0$ (display OFF) |
| (3) Power Save | 0 | 0 | 0 | 1 | 0 | 0 |  | * | * | 0 | PS | Sets power save ON/OFF (PS) and oscillating circuit ON/OFF (0). <br> $\mathrm{PS}=1$ (power save ON) 0 (power save OFF), $0=1$ (oscillating circuit ON ) 0 (oscillating circuit OFF) |
| (4) Power Control | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | VC | VF | P | Sets voltage regulating circuit ON/OFF and boosting circuit ON/OFF (P). <br> $\mathrm{VC}=1$ (voltage regulating circuit ON ) 0 (voltage regulating circuit OFF) $\mathrm{VF}=1$ (voltage follower ON) 0 (voltage follower OFF), $\mathrm{P}=1$ (boosting circuit ON) 0 (boosting circuit OFF) |
| (5) System Set | 0 | 0 | 0 | 1 | 1 | 0 |  | N2 | N1 | * | CG | Sets the use or non-use of CG RAM and display lines (N2, N1). <br> CG $=1$ (use of CG RAM) 0 (non-use of CG RAM), <br> $\mathrm{N} 2, \mathrm{~N} 1=0,0$ (2 lines) 0,1 (3 lines) 1,0 ( 4 lines) |
| (6) Electronic Volume Register | 0 | 0 | 0 | 1 | 1 | 1 |  | MS | B |  | SB | Sets the electronic volume register value. |
| (7) RAM Address Set | 0 | 0 | 1 | ADDRESS |  |  |  |  |  |  |  | Sets the DD RAM, CG RAM or symbol register address. |
| (8) RAM Write | 1 | 0 | DATA |  |  |  |  |  |  |  |  | Writes data into the DD RAM, CG RAM or symbol register address. |
| (9) NOP | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | Non-operation command |
| (10) Test Mode | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | 1 | 0 | Command for IC chip test. Don't use this command. |

## CHARACTER GENERATOR Character Generator ROM (CG ROM)

The SED1234/1235 is provided with a character generator ROM consisting of a up to 256-type characters. Each character size is $5 \times 7$ dots.

Table 5 shows a character code table of the SED1230 Series.
The 4 characters of character codes 00 H to 03 H are set by the System Set command to specify for which of CG ROM and CG RAM they are to be used.

The CG ROM of the SED1234/1235 is a mask ROM and compatible with the use-dedicated CG ROM. Please ask us for further information of it.

Regarding changed CG ROM, it is defined in product name as follows:
(Example) SED $1234 \mathrm{D}_{\underset{\sim}{0}} \mathrm{~A}$
$\uparrow$
Digit for CG ROM
pattern change

## SED123*DA*



SED123*DB*


## SED123*DG*



## Character Generator RAM (CG RAM)

The SED1230 Series is provided with a CG RAM that permits user-programming character patterns so that they can be displayed with a high degree of freedom for signal display.

Before using the CG RAM, select the use of CG RAM by the System Set command.
The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of $5 \times 7$ dots can be registered.
The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.


## Symbol Register

The SED1234, 1235 provided with a symbol register that permits displaying each symbol so that symbol display may be performed on the screen.
The capacity of the symbol register is 48 bits. In case of 48 symbols can be displayed.
The relationship among symbol register display patterns, RAM addresses and write data is shown below.



Notes: 1. We recommend to drive a symbol by dividing it into COMS2 and COMS3 separately if it is larger than other dots for 1.5 times or more.
2. Do not cross a segment (other than those used for symbol display) with COMS2 or COMS3. If segment crossing is required, set the symbol registers of COMS3 to all zeros (0s).

## ABSOLUTE MAXIMUM RATINGS

| Item |  | Symbol | Standard value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (1) |  | Vss | $-6.0 \sim+0.3$ | V |
| Power supply voltage (2) |  | V5 | -16.0~+0.3 | V |
| Power supply voltage (3) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | V5~+0.3 | V |
| Input voltage |  | VIN | Vss-0.3~+0.3 | V |
| Output voltage |  | Vo | Vss-0.3~+0.3 | V |
| Operating temperature |  | Topr | $-30 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP | Tstr | $-55 \sim+100$ | ${ }^{\circ} \mathrm{C}$ |
|  | Bare chip |  | $-65 \sim+125$ |  |



Notes: 1. All the voltage values are based on VDD $=0 \mathrm{~V}$.
2. For voltages of $V_{1}, V_{2}, V_{3}$ and $V_{4}$, keep the condition of $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ and $V_{D D} \geq V_{s s}$ $\geq \mathrm{V}_{5} \geq$ Vout at all times.
3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction. In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the reliability of the LSI.

## SED1234/35 Series

## DC CHARACTERISTICS

VDD $=0 \mathrm{~V}$, Vss $=-3.6 \mathrm{~V}$ to $-2.4 \mathrm{~V}, \mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$ unless otherwise specified.

| Item |  | Symbol |  | Condition | min | typ | max | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power <br> supply <br> voltage (1) | Recommended operation | Vss |  |  | -3.6 | -3.0 | -2.4 | V |  |
|  | Operable |  |  |  | -5.5 | -3.0 | -2.4 |  | ${ }^{*} 1$ |
| $\begin{array}{\|l\|} \hline \text { Power } \\ \text { supply } \\ \text { voltage (2) } \\ \hline \end{array}$ | Recommended operation | V5 |  |  | -8.0 <br> -110 |  | -5.0 -4.5 | V | $\mathrm{V}_{5}$ |
|  | Operable |  |  |  | -11.0 |  | -4.5 |  |  |
|  | Operable | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  |  | $0.6 \times \mathrm{V}_{5}$ |  | VDD | V | V1, V2 |
|  | Operable | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  |  | VDD |  | 0.4×V5 | V | $\mathrm{V}_{3}$, V4 |
| High-level input voltage |  | VIHC |  |  | $0.2 \times \mathrm{Vss}$ |  | VDD | V | *3 |
| Low-level input voltage |  | VILC |  |  | Vss |  | $0.8 \times$ Vss | V | * |
| Input leakage current |  | lıI | $\mathrm{VIN}=\mathrm{V}$ D or V | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | * 3 |  |
| LC driver ON resistance |  | Ron | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \Delta \mathrm{~V}=0.1 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{5}=-7.0 \mathrm{~V}$ |  | 20 | 40 | K $\Omega$ | $\begin{aligned} & \text { COM,SEG } \\ & { }_{*} 4 \end{aligned}$ |
| Static current consumption |  | IDDQ |  |  |  | 0.1 | 5.0 | $\mu \mathrm{A}$ | VDD |
| Dynamic current consumption |  | IDD | Display state | $\mathrm{V}_{5}=-7 \mathrm{~V}$ without load |  |  | 100 | $\mu \mathrm{A}$ | VDD *5 |
|  |  | Standby state | Oscillation ON, <br> Power OFF |  |  | 20 | $\mu \mathrm{A}$ | VDD *6 |
|  |  | Sleep state | Oscillation OFF, <br> Power OFF |  |  | 5 | $\mu \mathrm{A}$ | VDD |
|  |  | Access state | fyyc=200KHz |  |  | 500 | $\mu \mathrm{A}$ | VDD *7 |
| Frame frequency |  |  | ffr | $\mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{V}$ | =-3.0V | 70 | 100 | 130 | Hz | *11 |
| Input pin capacity |  |  | ClN | $\mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{f}=$ | MHz |  | 5.0 | 8.0 | pF | * |


| Reset time | tR |  | 1.0 |  |  | $\mu s$ | ${ }^{*} 8$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset pulse width | tRW |  | 10 |  |  | $\mu s$ | ${ }^{*} 9$ |
| Reset start time | tRES |  | 50 |  |  | ns | ${ }^{*} 9$ |


|  | Input voltage | Vss |  | -3.6 |  | -2.4 | V | *10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Booster output voltage | Vout | Double boosting state | -7.2 |  |  | V | Vout |
|  |  |  | Triple boosting state | -10.8 |  |  |  |  |
|  | Voltage follower operating voltage | V5 |  | -11.0 |  | -4.5 | V |  |
|  | Reference voltage (standard) | VREG | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -3.5 | -3.1 | -2.7 | V | *12 |
|  | Reference voltage (option) | VREG(VS1) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.4 | -2.1 | -1.8 | V | *12 |

*1: A wide operating voltage range is guaranteed but an abrupt voltage variation in the access status of the MPU is not guaranteed.
*2: The operating voltage range is applicable to the case where an external power supply is used.
*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, $\overline{\mathrm{CS}} \overline{\mathrm{WR}}(\mathrm{E})$, P/S, IF
*4: This is a resistance value when a voltage of 0.1 V is applied between output pin SEGn, SEGSn, COMn or

COMSn, and each power pin ( $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ or V 4 ). It is specified in the range of operating voltage (2).

Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}$
( $\Delta \mathrm{I}$ : Current flowing when 0.1 V is applied between the power and output)
*5: Character "
 "display. This is applicable to the case where no access is made from the MPU and the built-in power circuit and oscillating circuit are in operation.
*6: This is applicable to the case where the built-in power circuit is OFF and the oscillating circuit is in operation in the standby mode.
*7: Current consumption when data is always written by fcyc.
The current consumption in the access state is almost proportional to the access frequency (fcyc).
When no access is made, only IDD (I) occurs.
*8: tR (reset time) indicates the internal circuit reset completion time from the edge of the RES signal. Accordingly, the SED $123 *$ usually enters the operating state after tr.
*9: Specifies the minimum pulse width of the RES signal. It is reset when a signal having the pulse width greater than tRW is entered.
*10: When operating the boosting circuit, the power supply Vss must be used within the input voltage range.
*11: The fosc frequency of the oscillator circuit for internal circuit drive may differ from the fBST boosting clock on some models. The following provides the relationship between the fOSC frequency, fBST boosting clock, and fFR frame frequency.
foSC $=($ No. of digits $) \times(1 /$ Duty $) \times$ fFR
fBST $=(1 / 2) \times(1 /$ No. of digits $) \times$ fosC
Example: The SED1230 has 13 digits of display and $1 / 30$ duty.
fosc $=13 \times 30 \times 100=39 \mathrm{kHz}$ fBST $=(1 / 2) \times(1 / 13) \times 39 \mathrm{~K}=1.5 \mathrm{kHz}$
*12: The VREG reference voltage has the temperature characteristics of approximately $-0.17 \% /{ }^{\circ} \mathrm{C}$ (standard specifications). An optional model having the temperature characteristics of approximately $-0.04 \% /{ }^{\circ} \mathrm{C}$ is also available. The CGROM modification rules apply to the optional models.


All signal timings are based on $20 \%$ and $80 \%$ of Vss signals.

## TIMING CHARACTERISTICS

(1) System Bus Write Characteristic I (80 series MPU)

[Vss $=-3.6 \mathrm{~V}$ to $-2.4 \mathrm{~V}, \mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$ unless otherwise specified]

| Item | Signal | Symbol | Measuring condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0, $\overline{C S}$ | t AH8 |  | 30 |  | ns |
| Address setup time |  | t AW8 |  | 60 |  | ns |
| System cycle time | WR | t CYC8 | Vss $=-3.0$ | 500 |  | ns |
|  |  |  | -2.7 | 550 |  |  |
|  |  |  | -2.4 | 650 |  |  |
| Control pulse width (WR) |  | t cc | Vss $=-3.0$ | 100 |  | ns |
|  |  |  | -2.7 | 120 |  |  |
|  |  |  | -2.4 | 150 |  |  |
| Data setup time | D0 ~ D7 | t DS8 |  | 100 |  | ns |
| Data hold time |  | t DH8 |  | 50 |  | ns |

*1: For the rise and fall of an input signal, set a value not exceeding 25 ns .
*2: Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vss.
*3: For A0 and $\overline{\mathrm{CS}}$, the same time is not required. Input signals so that A 0 and $\overline{\mathrm{CS}}$ may satisfy taw8 and taH8 respectively.
(2) System Bus Write Characteristic II (68 series MPU)

[Vss $=-3.6 \mathrm{~V}$ to $-2.4 \mathrm{~V}, \mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$ unless otherwise specified]

| Item | Signal | Symbol | Measuring condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time | A0, $\overline{\mathrm{CS}}$ | t CYC6 |  | $\begin{aligned} & 500 \\ & 550 \\ & 650 \end{aligned}$ |  | ns |
| Address setup time |  | t AW6 |  | 60 |  |  |
| Address hold time |  | t AH6 |  | 30 |  | ns |
| Data setup time Data hold time | D0 ~ D7 | $\begin{aligned} & \text { t DS6 } \\ & \text { t DH6 } \end{aligned}$ |  | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable pulse width | E | t EW |  | $\begin{aligned} & 100 \\ & 120 \\ & 150 \end{aligned}$ |  | ns |

*1: tCYC6 denotes the cycle of the E signal in the $\overline{\mathrm{CS}}$ active state. tCYC6 must be reserved after $\overline{\mathrm{CS}}$ becomes active.
*2: For the rise and fall of an input signal, set a value not exceeding 25 ns .
*3: Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vss.
*4: For A 0 and $\overline{\mathrm{CS}}$, the same timing is not required. Input signals so that A 0 and $\overline{\mathrm{CS}}$ may satisfy taw6 and taH6 respectively.
(3) Serial Interface

[Vss $=-3.6 \mathrm{~V}$ to $-2.4 \mathrm{~V}, \mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$ ]

*1: For the rise and fall of an input signal, set a value not exceeding 25 ns .
*2: Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vss.

## MPU INTERFACE (REFERENCE EXAMPLES)

The SED1234, 1235 can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the SED1234, 1235 Series can be operated by less signal lines.

## 80 Series MPU



68 Series MPU


## INTERFACE TO LCD CELLS (REFERENCE)

12 columns by 2 lines, $5 \times 7$-dot matrix segments and symbols


System Setup

| N2 | N 1 |
| :---: | :---: |
| 0 | 0 |

## LIQUID CRYSTAL DRIVE WAVEFORMS (B WAVEFORMS)



## Instruction Setup Example (Reference Only)

(1) Initial setup

| VDD-Vss power ON |
| :--- |
| Power regulation  <br> Input of reset signal  <br>   <br> Command status  <br> - Static display control  <br> - Display on/off control  <br> - Off  <br> - Power save  <br> - Power control  <br> - System reset  <br> - Others are undefined.  <br> O Off  |

Waiting for $10 \mu \mathrm{sec}$ or more
Command input: (Asterisk indicates any command sequence.)
(1) System setup command
(*) Static display control command
(Valid in Standby mode only)
(*) Display on/off control command

- D: On (Display)
(*) Electronic volume register setup
- Data: (0, 0, 0, 0)
(*) Power save command
- PS: Off (Power save)
- O: On (Oscillation)
(6) RAM address setup
(7) Data writing

Waiting for 20 msec or more
Command input
(8) Power control commands

- P, VF, VC: On

Command input:
(9) Electronic volume register setup

- Data: Appropriate value

End of initialization
(2) Display mode

| End of initialization <br> Input of RAM address setup command <br> Input of RAM (data) write command <br> Display of written data |
| :--- |

Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area must satisfy the following conditions (for RAM clear).

- DDRAM: Write the 20H data (character code).
- CGRAM: Write the 00H data (null data).
- Symbol register: Write the 00 H data (null data).

As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not, unexpected display may result.
(3-1) Selecting the Standby mode

| End of initialization |
| :---: |
| Normal operation |
| (Power Save is released and <br> oscillator circuit is turned ON.) |

Command input:
(1) Display on/off control command

- D: Off (Display)
(2) Power save command
- PS: On (Power save)
- O: On (Oscillation)
(3) Power control commands
- P, VF, VC: Off

(3-2) Releasing the Standby mode
$\square$
Command input:
(1) Display on/off control command - D: On (Display)
(2) Power save command
- PS: Off (Power save)
- O: On (Oscillation)

> | Input of electronic volume register |
| :--- |
| command |
| - Data: $(0,0,0,0)$ |

Input of power control commands

- P, VF, VC: Off

Input of electronic volume register command

- Data: Appropriate value

Return to normal operation (initial status).

Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.

## (4-1) Selecting the Sleep mode



Command input:
(1) Display on/off control command

- D: Off (Display)
(2) Power save command
- PS: On (Power save)
- O: Off (Oscillation)
(3) Power control commands
- P, VF, VC: Off

Enter the Sleep mode.
(4-2) Releasing the Sleep mode


Command input:
(1) Display on/off control command

- D: On (Display)
(2) Power save command
(Note 3)

PS: Off (Power save)

- O: On (Oscillation)


Input of power control commands

- P, VF, VC: On

Input of electronic volume register command

- Data: Appropriate value

Return to normal operation (initial status).

Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.


[^0]:    - : Unused

    For signals : Output from SEGS2 to SEGS6.

