# 13. SED15B1 Series 

Rev. 1.1

## Contents

1. DESCRIPTION ..... 13-1
2. FEATURES ..... 13-1
3. BLOCK DIAGRAM ..... 13-2
4. PIN DIMENSIONS ..... 13-3
5. PIN DESCRIPTION ..... 13-6
6. FUNCTIONAL DESCRIPTION ..... 13-8
7. COMMANDS ..... 13-24
8. COMMAND DESCRIOTION ..... 13-32
9. ABSOLUTE MAXIMUM RATING ..... 13-36
10. ELECTRICAL CHARACTERISTICS ..... 13-37
11. THE MPU INTERFACE (REFERENCE EXAMPLES) ..... 13-53
12. NOTES ..... 13-54

## 1. DESCRIPTION

The SED15B1 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.
The use of the on-chip DDRAM of $65 \times 132$ bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.
The SED15B1 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.
Consequently, the SED15B1 can be realize a highperformance handy display system with a minimum current consumption and the fewest components.

## 2. FEATURES

- Direct display by DDRAM : Bit data of DDRAM " 0 " .... a dot of display is OFF " 1 ".... a dot of display is ON
(at Display normal)
- DDRAM capacity : $65 \times 132=8580$ bits
- High-speed 8-bit Serial interface/8-bit MPU interface (The chip can be connected directly to both the 8080series MPUs and the 6800-series MPUs) .
- Many command functions :

Display ON/OFF, Display normal/reverse, Display all points ON/OFF,
Page address set, Column address set, Display start line address set,
Segment/Common driver direction select,
Display data Read/Write ,Read modify write,
Power control set, Electronic contrast control, LCD bias set,
Power saver, Reset

- On-chip low power supply circuit for LCD driving voltage generation
Booster circuit (with boost ratios of Double/Triple/ Quadruple/Quintuple)
Voltage regulator circuit (with high-accuracy electronic voltage adjustment function)
Voltage follower (with V1 to V4 voltage dividing resistors)
- On-chip CR oscillation circuit (external clock can also be input.)
- Very low power consumption
- Power supply :

Logic power supply : VDD-VSS=1.7 to 5.5 V
Booster reference supply : VDD2-VsS=1.7 to 5.5 V
LCD driving power supply : Vo-Vss=4.5 to 16.0 V

- Wide range of operating temperatures -40 to $85^{\circ} \mathrm{C}$
- CMOS process
- Package : Au bump chip and TCP
- These ICs are not designed for strong radio/optical activity proof.


## Series Specifications

| Product Name | Duty | Bias | SEG Dr | COM Dr | Vreg <br> Temperature <br> Gradient | Voltage <br> Condition | Shipping Forms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1D0B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Internal voltage | Bare Chip |
| ${ }^{*}$ SED15B1D1B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Vo or Vout <br> external voltage | Bare Chip |
| ${ }^{*}$ SED15B1D2B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Vo $\sim$ V4 extarnal <br> voltage | Bare Chip |
| ${ }^{*}$ SED15B1T0* | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ |  | TCP |

* : Start the development on demands
**: Under development


## 3. BLOCK DIAGRAM



## 4. PIN DIMENSIONS



Pad Center Coordinates

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4852 | 1248 |
| 2 | (NC) | 4722 |  |
| 3 | TEST0 | 4592 |  |
| 4 | TEST1 | 4462 |  |
| 5 | TEST2 | 4332 |  |
| 6 | Vss | 4202 |  |
| 7 | TEST3 | 4072 |  |
| 8 | TEST4 | 3942 |  |
| 9 | TEST5 | 3812 |  |
| 10 | RES | 3682 |  |
| 11 | $\overline{\mathrm{CS}}$ | 3552 |  |
| 12 | Vss | 3422 |  |
| 13 | $\overline{\text { WR }}$ | 3292 |  |
| 14 | $\overline{\mathrm{RD}}$ | 3162 |  |
| 15 | VDD | 3032 |  |
| 16 | CL | 2902 |  |
| 17 | A0 | 2772 |  |
| 18 | D7,SI | 2642 |  |
| 19 | D6,SCL | 2512 |  |
| 20 | D5 | 2382 |  |
| 21 | D4 | 2252 |  |
| 22 | D3 | 2122 |  |
| 23 | D2 | 1992 |  |
| 24 | D1 | 1862 |  |
| 25 | D0 | 1732 |  |
| 26 | VDD | 1602 |  |
| 27 | VDD | 1472 |  |
| 28 | VDD | 1342 |  |
| 29 | VDD2 | 1212 |  |
| 30 | VDD2 | 1082 |  |
| 31 | VdD2 | 952 |  |
| 32 | TEST6 | 822 |  |
| 33 | Vdd | 692 |  |
| 34 | P/S | 562 |  |
| 35 | C86 | 432 |  |
| 36 | Vss | 302 |  |
| 37 | TEST7 | 172 |  |
| 38 | TEST8 | 3 |  |
| 39 | TEST9 | -166 |  |
| 40 | Vss | -335 |  |
| 41 | Vss | -465 |  |
| 42 | Vss | -595 |  |
| 43 | (NC) | -725 |  |
| 44 | Vout | -855 |  |
| 45 | Vout | -985 |  |
| 46 | Vout | -1115 |  |
| 47 | (NC) | -1245 |  |
| 48 | TEST10 | -1414 |  |
| 49 | TEST11 | -1583 |  |
| 50 | TEST12 | -1713 | $\nabla$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | TEST13 | -1882 | 1248 |
| 52 | Vss | -2051 |  |
| 53 | VR | -2181 |  |
| 54 | Vo | -2311 |  |
| 55 | $\mathrm{V}_{1}$ | -2441 |  |
| 56 | V2 | -2571 |  |
| 57 | V3 | -2701 |  |
| 58 | V4 | -2831 |  |
| 59 | CAP2+ | -2961 |  |
| 60 | CAP2+ | -3091 |  |
| 61 | CAP2- | -3221 |  |
| 62 | CAP2- | -3351 |  |
| 63 | CAP4+ | -3481 |  |
| 64 | CAP4- | -3611 |  |
| 65 | Vout | -3741 |  |
| 66 | CAP1+ | -3871 |  |
| 67 | CAP1+ | -4001 |  |
| 68 | CAP1- | -4131 |  |
| 69 | CAP1- | -4261 |  |
| 70 | CAP3+ | -4391 |  |
| 71 | CAP3+ | -4521 |  |
| 72 | (NC) | -4651 |  |
| 73 | (NC) | -4781 | $\downarrow$ |
| 74 | (NC) | -5255 | 1264 |
| 75 | (NC) |  | 1194 |
| 76 | COM31 |  | 1124 |
| 77 | COM30 |  | 1054 |
| 78 | COM29 |  | 984 |
| 79 | COM28 |  | 913 |
| 80 | COM27 |  | 843 |
| 81 | COM26 |  | 774 |
| 82 | COM25 |  | 703 |
| 83 | COM24 |  | 633 |
| 84 | COM23 |  | 562 |
| 85 | COM22 |  | 492 |
| 86 | COM21 |  | 422 |
| 87 | COM20 |  | 352 |
| 88 | COM19 |  | 282 |
| 89 | COM18 |  | 211 |
| 90 | COM17 |  | 141 |
| 91 | COM16 |  | 71 |
| 92 | COM15 |  | , |
| 93 | COM14 |  | -69 |
| 94 | COM13 |  | -140 |
| 95 | COM12 |  | -210 |
| 96 | COM11 |  | -280 |
| 97 | COM10 |  | -350 |
| 98 | COM9 |  | -420 |
| 99 | COM8 |  | -491 |
| 100 | COM7 | $\checkmark$ | -561 |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | COM6 | -5255 | -631 |
| 102 | COM5 |  | -701 |
| 103 | COM4 |  | -771 |
| 104 | COM3 |  | -842 |
| 105 | COM2 |  | -912 |
| 106 | COM1 |  | -982 |
| 107 | COMO |  | -1052 |
| 108 | COMS |  | -1122 |
| 109 | (NC) |  | -1193 |
| 110 | (NC) | $\checkmark$ | -1263 |
| 111 | (NC) | -4738 | -1248 |
| 112 | (NC) | -4668 |  |
| 113 | SEG0 | -4598 |  |
| 114 | SEG1 | -4528 |  |
| 115 | SEG2 | -4458 |  |
| 116 | SEG3 | -4388 |  |
| 117 | SEG4 | -4317 |  |
| 118 | SEG5 | -4247 |  |
| 119 | SEG6 | -4177 |  |
| 120 | SEG7 | -4107 |  |
| 121 | SEG8 | -4037 |  |
| 122 | SEG9 | -3966 |  |
| 123 | SEG10 | -3896 |  |
| 124 | SEG11 | -3826 |  |
| 125 | SEG12 | -3756 |  |
| 126 | SEG13 | -3686 |  |
| 127 | SEG14 | -3615 |  |
| 128 | SEG15 | -3545 |  |
| 129 | SEG16 | -3475 |  |
| 130 | SEG17 | -3405 |  |
| 131 | SEG18 | -3335 |  |
| 132 | SEG19 | -3264 |  |
| 133 | SEG20 | -3194 |  |
| 134 | SEG21 | -3124 |  |
| 135 | SEG22 | -3054 |  |
| 136 | SEG23 | -2984 |  |
| 137 | SEG24 | -2913 |  |
| 138 | SEG25 | -2843 |  |
| 139 | SEG26 | -2773 |  |
| 140 | SEG27 | -2703 |  |
| 141 | SEG28 | -2633 |  |
| 142 | SEG29 | -2562 |  |
| 143 | SEG30 | -2492 |  |
| 144 | SEG31 | -2422 |  |
| 145 | SEG32 | -2352 |  |
| 146 | SEG33 | -2282 |  |
| 147 | SEG34 | -2211 |  |
| 148 | SEG35 | -2141 |  |
| 149 | SEG36 | -2071 |  |
| 150 | SEG37 | -2001 | $\checkmark$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y | $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 151 | SEG38 | -1931 | -1248 | 201 | SEG88 | 1579 | -1248 |
| 152 | SEG39 | -1860 |  | 202 | SEG89 | 1650 |  |
| 153 | SEG40 | -1790 |  | 203 | SEG90 | 1720 |  |
| 154 | SEG41 | -1720 |  | 204 | SEG91 | 1790 |  |
| 155 | SEG42 | -1650 |  | 205 | SEG92 | 1860 |  |
| 156 | SEG43 | -1580 |  | 206 | SEG93 | 1930 |  |
| 157 | SEG44 | -1509 |  | 207 | SEG94 | 2001 |  |
| 158 | SEG45 | -1439 |  | 208 | SEG95 | 2071 |  |
| 159 | SEG46 | -1369 |  | 209 | SEG96 | 2141 |  |
| 160 | SEG47 | -1299 |  | 210 | SEG97 | 2211 |  |
| 161 | SEG48 | -1229 |  | 211 | SEG98 | 2281 |  |
| 162 | SEG49 | -1158 |  | 212 | SEG99 | 2352 |  |
| 163 | SEG50 | -1088 |  | 213 | SEG100 | 2422 |  |
| 164 | SEG51 | -1018 |  | 214 | SEG101 | 2492 |  |
| 165 | SEG52 | -948 |  | 215 | SEG102 | 2562 |  |
| 166 | SEG53 | -878 |  | 216 | SEG103 | 2632 |  |
| 167 | SEG54 | -807 |  | 217 | SEG104 | 2703 |  |
| 168 | SEG55 | -737 |  | 218 | SEG105 | 2773 |  |
| 169 | SEG56 | -667 |  | 219 | SEG106 | 2843 |  |
| 170 | SEG57 | -597 |  | 220 | SEG107 | 2913 |  |
| 171 | SEG58 | -527 |  | 221 | SEG108 | 2983 |  |
| 172 | SEG59 | -456 |  | 222 | SEG109 | 3054 |  |
| 173 | SEG60 | -386 |  | 223 | SEG110 | 3124 |  |
| 174 | SEG61 | -316 |  | 224 | SEG111 | 3194 |  |
| 175 | SEG62 | -246 |  | 225 | SEG112 | 3264 |  |
| 176 | SEG63 | -176 |  | 226 | SEG113 | 3334 |  |
| 177 | SEG64 | -105 |  | 227 | SEG114 | 3405 |  |
| 178 | SEG65 | -35 |  | 228 | SEG115 | 3475 |  |
| 179 | SEG66 | 35 |  | 229 | SEG116 | 3545 |  |
| 180 | SEG67 | 105 |  | 230 | SEG117 | 3615 |  |
| 181 | SEG68 | 175 |  | 231 | SEG118 | 3685 |  |
| 182 | SEG69 | 246 |  | 232 | SEG119 | 3756 |  |
| 183 | SEG70 | 316 |  | 233 | SEG120 | 3826 |  |
| 184 | SEG71 | 386 |  | 234 | SEG121 | 3896 |  |
| 185 | SEG72 | 456 |  | 235 | SEG122 | 3966 |  |
| 186 | SEG73 | 526 |  | 236 | SEG123 | 4036 |  |
| 187 | SEG74 | 597 |  | 237 | SEG124 | 4107 |  |
| 188 | SEG75 | 667 |  | 238 | SEG125 | 4177 |  |
| 189 | SEG76 | 737 |  | 239 | SEG126 | 4247 |  |
| 190 | SEG77 | 807 |  | 240 | SEG127 | 4317 |  |
| 191 | SEG78 | 877 |  | 241 | SEG128 | 4387 |  |
| 192 | SEG79 | 948 |  | 242 | SEG129 | 4458 |  |
| 193 | SEG80 | 1018 |  | 243 | SEG130 | 4528 |  |
| 194 | SEG81 | 1088 |  | 244 | SEG131 | 4598 |  |
| 195 | SEG82 | 1158 |  | 245 | (NC) | 4668 |  |
| 196 | SEG83 | 1228 |  | 246 | (NC) | 4738 | $\checkmark$ |
| 197 | SEG84 | 1299 |  | 247 | (NC) | 5248 | -1225 |
| 198 | SEG85 | 1369 |  | 248 | COM32 |  | -1155 |
| 199 | SEG86 | 1439 |  | 249 | COM33 |  | -1085 |
| 200 | SEG87 | 1509 | $\checkmark$ | 250 | COM34 | $\downarrow$ | -1015 |


| $\begin{array}{\|l\|} \hline \text { PAD } \\ \text { No. } \end{array}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | COM35 | 5248 | -944 |
| 252 | COM36 |  | -874 |
| 253 | COM37 |  | -804 |
| 254 | COM38 |  | -734 |
| 255 | COM39 |  | -664 |
| 256 | COM40 |  | -593 |
| 257 | COM41 |  | -523 |
| 258 | COM42 |  | -453 |
| 259 | COM43 |  | -383 |
| 260 | COM44 |  | -313 |
| 261 | COM45 |  | -242 |
| 262 | COM46 |  | -172 |
| 263 | COM47 |  | -102 |
| 264 | COM48 |  | -32 |
| 265 | COM49 |  | 38 |
| 266 | COM50 |  | 109 |
| 267 | COM51 |  | 179 |
| 268 | COM52 |  | 249 |
| 369 | COM53 |  | 319 |
| 270 | COM54 |  | 389 |
| 271 | COM55 |  | 460 |
| 272 | COM56 |  | 530 |
| 273 | COM57 |  | 600 |
| 274 | COM58 |  | 670 |
| 275 | COM59 |  | 740 |
| 276 | COM60 |  | 811 |
| 277 | COM61 |  | 881 |
| 278 | COM62 |  | 951 |
| 279 | COM63 |  | 1021 |
| 280 | COMS |  | 1091 |
| 281 | (NC) |  | 1162 |
| 282 | (NC) | $\checkmark$ | 1232 |

## 5. PIN DESCRIPTION

## Power supply pins

| Name | 1/0 | Description |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply | Power supply. Connect to MPU power pin Vcc. |  |  | 5 |
| VDD2 | Supply | Externally-input reference power supply for booster circuit. |  |  | 3 |
| Vss | Supply | This is a 0 V terminal connected to the system GND. |  |  | 7 |
| $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \end{aligned}$ | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $\mathrm{V}_{0} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{Vss}$. <br> When on-chip power supply circuit turns on, Vo voltage are generated, and the following voltages are generated to $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$. Either voltage can be selected by LCD bias set command. |  |  | 5 |

## LCD power supply circuit pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP1- | O | Boosting capacitor negative connection pin. | 2 |
| CAP2+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP2- | O | Boosting capacitor negative connection pin. | 2 |
| CAP3+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP4+ | O | Boosting capacitor positive connection pin. | 2 |
| VoUT | O | Booster output. | 4 |
| VR | I | Voltage adjustment pin. Provides Vo voltage using external resistors. <br> When internal resistors are used, this pin cannot be used. | 1 |

## System bus connection pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| D7 to D0 | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or <br> 16-bit MPU data bus. <br> When the serial interface is selected (P/S=LOW) ; <br> D7 : Serial data input (SI) <br> D6 : Serial clock input (SCL) | 8 |
| (SI) <br> (SCL) | I | Control/data flag input. <br> A0=HIGH : The data on D7 to D0 is display data. <br> A0=LOW : The data on D7 to D0 is control data. | 1 |
| A0 | I | Chip select input. Data input is enable when $\overline{\text { CS } \text { is low. }}$ | 1 |
| $\overline{\mathrm{CS}}$ | I | When $\overline{\text { RES } \text { is caused to go low, initialization is executed. }}$ <br> A reset operation is performed at the RES signal level. | 1 |
| $\overline{\text { RES }}$ |  |  |  |



## LCD driver pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CL | I | External clock input. When external clock is halted, CL must be LOW. <br> If internal clock (on-chip CR oscillation circuit) is selected, CL <br> connected to VDD. | 1 |
| SEG0 to <br> SEG131 | O | LCD segment driver output. | 132 |
| COM0 to <br> COM63 | O | LCD common driver output. | 64 |
| COMS | O | LCD common driver output for the indicator. When it is not used, <br> it is made open. | 2 |

## Test pins

| Name | I/O | Description | Number of <br> pins |
| :---: | :---: | :---: | :---: |
| TEST0 to <br> TEST13 | I/O | These are terminals for IC chip testing. Please set to open. | 14 |

## Note and caution

- If control signal from MPU is HZ, an over-current may flow through the IC. A protection is required to prevent the HZ signal at the input pins.


## 6. FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Interface type selection

The SED15B1 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH
or LOW, it is possible to select either 8-bit parallel data input or 8 -bit serial data input as shown in Table 1.

## Table 1

| P/S | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5 to D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:Parallel Input | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C 86 | D 7 | D 6 | D5 to D0 |
| LOW:Serial Input | $\overline{\mathrm{CS}}$ | A0 | - | - | - | SI | SCL | - |

- : HIGH, LOW or Open


## Parallel interface

When the parallel interface has been selected ( $\mathrm{P} / \mathrm{S}=$ HIGH), then it is possible to connect directly to either an

8080-series MPU or a 6800 -series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

## Table 2

| C86 | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:6800-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | E | $\mathrm{R} \overline{\mathrm{W}}$ | D7 to D0 |
| LOW:8080-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |

Moreover, the SED15B1 series identifies the data bus signal according to $A 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals, as shown in Table 3.

Table 3

| Common | 6800-series | $\mathbf{8 0 8 0}$-series |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A 0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 0 | 1 | 0 | Writes control data (command) |

## Serial interface

When the serial interface has been selected ( $\mathrm{P} / \mathrm{S}=$ LOW), only writing display data and control data is possible by four input signals. The serial data input (SI) and serial clock input (SCL) are enabled when $\overline{\mathrm{CS}}$ is low. When chip is not selected, the shift register and counter which compose serial interface are reset. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7,D6 through D0, in this order. This data is converted to 8 bits parallel data
in the rising edge of the eighth serial clock for the processing.
The A0 input is used to determine whether the serial data input is display data or command data; when $\mathrm{A} 0=\mathrm{HIGH}$, the data is display data, and when A $0=\mathrm{LOW}$ then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.
Figure 1 is a serial interface signal chart.


Figure 1

* When the chip is not active, the shift registers and the counter are reset to their states.
* Reading is not possible while in serial interface mode.
* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.


## Chip select input

The MPU interface (either parallel or serial) is enabled only when $\overline{\mathrm{CS}}=\mathrm{LOW}$.
When the chip select is inactive, D7 to D0 enter a high impedance state, and A0, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

## Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the SED15B1 series, the MPU is required to satisfy the only cycle time (tCYC), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed.

In order to realize the higher speed accessing, the SED15B1 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).


Figure 2

## DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65 -row ( 8 page by 8 bit +1 ) by 132 -column addressable array.


As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction.


Figure 3

Each pixel can be selected when page address and column address are specified(refer to Figure 5).
The MPU issues Page address set command to change the page and access to another page. Page address 8 (D3,D2,D1,D0 $=1,0,0,0$ ) is DDRAM area dedicate to the indicator, and display data D0 is only valid.
The DDRAM column address is specified by Column address set command. The specified column address is
automatically incremented by +1 when a Display data read/write command is entered. After the last column address $(83 \mathrm{H})$, column address returns to 00 H and page address incremented by +1 (refer to Figure 4). After the very last address (column $=83 \mathrm{H}$,page $=8 \mathrm{H}$ ), both column address and page address return to 00 H (column address $=00 \mathrm{H}$, page address $=0 \mathrm{H}$ ).


Figure 4

The MPU reads from and writes to the DDRAM through the I/O buffer independent of the LCD controller operation. Therefore, data can be written to the DDRAM at the same time as data is being displayed, without causing the LCD to flicker.

Furthermore, as is shown in Table 4, Segment driver direction select command can be used to reverse the relationship between the DDRAM column address and segment output. This allows flexible IC layout during LCD module assembly.

## Table 4

| Column Address | 00H | 01H | 02H | 81H | 82H | 83H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Direction | SEG0 | SEG1 | SEG2 | SEG129 | SEG130 | SEG131 |
| Reverse Direction | SEG131 | SEG130 | SEG129 | SEG2 | SEG1 | SEG0 |

## Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the
common driver direction is normal, or the COM63 output when common driver direction is reversed.And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly. If the display start line address is changed dynamically using the Display start line address set command,then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | $\mathbf{1 C H}$ | $\mathbf{1 D H}$ | - | $\mathbf{3 F H}$ | $\mathbf{0 0 H}$ |  | $\mathbf{1 A H}$ | $\mathbf{1 B H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Direction | COM0 | COM1 | -- | COM35 | COM36 | - | COM62 | COM63 |
| Reverse Direction | COM63 | COM62 | - | COM28 | COM27 |  | COM1 | COM0 |

## Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.
Display ON/OFF command, Display normal/reverse
command, and Displayed all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

## Display Data RAM

The display data RAM stores pixel data for the LCD.
It is a 132 -colunm $\times 65$-row addressale array as shown in Figure 5.


Figure 5

## Oscillation circuit

The SED15B1 series has a complete on-chip CR oscillation circuit, and its output is used as the display timing signal source.
The on-chip oscillation circuit is available when $\mathrm{CL}=$ HIGH.
And the SED15B1 series is also capable external clock input from CL pin. (When external clock is halted, CL must be LOW.)

## Display timing generator circuit

The display timing generator circuit generates the timing signals from the display clocks to the line address circuit
and the display data latch circuit. The display data is latched to the display data latch circuit and is output to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.
The circuit also generates COM scan signal and the LCD AC signal (FR) from the display clocks. As shown in Figure 6, the FR normally generates the 2-frame AC drive waveforms .

2-frame AC drive waveforms


Figure 6

## LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal
(FR). Figure 7 shows an example of SEG and COM output waveforms.


Figure 7

## Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.
The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. In the case of using

SED15B1D0B which use a booster circuit, voltage regulator circuit, and voltage follower circuit, every circuit is required to be turnend ON or OFF at the same time by Power control set command. In the case of using SED15B1D0B/SED15B1D2B which need the external power supply and use part of on-chip power supply circuit, each must be set the appropriate state as shown in the Table 6.

Table 6

| Power supply condition | Product name*2 | Booster circuit | Voltage regulator circuit | Voltage follower circuit | External voltage input | Boosting <br> system pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On-chip power supply used | SED15B1Dob | ON | ON | ON | VDD2 | Used |
| Voltage regulator circuit and Voltage follower circuit only | SED15B1D1B | OFF | ON | ON | Vout | Open |
| Voltage follower circuit only | SED15B1D1B | OFF | OFF | ON | $\mathrm{V} 0=\mathrm{VOUT}{ }^{* 4}$ | Open |
| External power supply only | SED15B1D2B | OFF | OFF | OFF | $\begin{gathered} \mathrm{V}_{0}=\mathrm{Vout}^{* 4} \\ \mathrm{~V}_{1} \text { to } \mathrm{V}_{4} \end{gathered}$ | Open |

*1 Combinations other than those shown in above table are possible but impractical.
*2 Chose the appropriate product according to the power supply condition.
*3 The boosting system pin indicates the CAP+, CAP1-, CAP2+, CAP2-, CAP3+, and CAP4+ pin.
*4 Both V0 pin and Vout pin should be connected to external power supply.

## Booster circuit

Using the booster circuit, it is possible to produce Quintuple/Quadruple/Triple/Double boosting of the VDD2-Vss voltage level.

Quintuple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between CAP4+ and CAP2-, between Vout and VDD2, the potential between VDD2 and Vss is boosted to quintuple toward the positive side and it is output at Vout pin.

Quadruple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between Vout and VDD2, and jumper between CAP4+ and Vout, the potential between Vdd2 and Vss is
boosted to quadruple toward the positive side and it is output at Vout pin.

Triple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between Vout and VDD2, and jumper between CAP3+, CAP4+ and Vout, the triple boosted voltage appears at Vout pin.

Double boosting :
Connect capacitor between CAP1+ and CAP1-, between
Vout and VDD2, open CAP2-, and jumper between CAP2+, CAP3+, CAP4+ and Vout, the double boosted voltage appears at Vout pin.

The boosted voltage relationships are shown in Figure 8.


Quintuple Boosting


Quadruple Boosting


Triple Boosting


Double boosting


Figure 8

* VDD2 voltage must be set so that Vout voltage does not exceed the absolute maximum rated value.
* The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value $=1.0$ to $4.7 \mu \mathrm{~F})$.


## Voltage regulator circuit

The boosting voltage occurring at the Vout pin is sent to the voltage regulator, and the Vo voltage (LCD driver voltage) is output.
Because the SED15B1 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the V0 voltage regulator (= V0-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And Vo voltage can be adjusted by commands only to adjust the LCD contrast.
(A) When the V0-resistor is used.

Through the use of the V0-resistor and the electronic volume function, $\mathrm{V}_{0}$ voltage can be controlled by commands only (without adding any external resistors). The Vo voltage can be calculated using the following
equations within the range of V0 < Vout.

$$
\mathrm{V}_{0}=(1+\mathrm{Rb} / \mathrm{Ra}) \bullet \mathrm{VEV}
$$

$$
\text { VEV }=(1-\alpha / 200) \cdot \operatorname{VREG}(\text { Equation A-1) }
$$

VREG is the on-chip constant voltage as shown in Table 7 at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

## Table 7

| Model | VreG | Thermal Gradient |
| :---: | :---: | :---: |
| SED15B1 $1 *_{* *}$ | 1.3 V | $-0.05 \% /{ }^{\circ} \mathrm{C}$ |



Figure 9
$\alpha$ is a value of the electronic volume, and can be set to one of 32 -states by Electronic volume command setting the 5 -bit data in the electronic volume register. Table 8 shows the value of $\alpha$.

Table 8

| D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | $\vdots$ | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ is the $\mathrm{V}_{0}$-resistor ratio, and can be set to one of 7 -states by V0-resistor ratio set command setting the 3bit data in the Vo-resistor ratio register. Table 9 shows the value of $(1+\mathrm{Rb} / \mathrm{Ra})$ ratio (reference value).

Table 9

|  |  |  | 1+Rb/Ra |
| :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | SED15B1 |
| 0 | 0 | 0 | 5.60 |
| 0 | 0 | 1 | 5.86 |
| 0 | 1 | 0 | 6.15 |
| 0 | 1 | 1 | 6.46 |
| 1 | 0 | 0 | 6.81 |
| 1 | 0 | 1 | 7.20 |
| 1 | 1 | 0 | 7.64 |
| 1 | 1 | 1 | External resistor can be used. |

Figure 10 shows $\mathrm{V}_{0}$ voltage measured by V0-resistor ratio and electronic voltage at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Figure 10
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=7 \mathrm{~V}$ for SED 15 B 1 series on which temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$. Using Figure 10 and equation $\mathrm{A}-1$, the following setup is enabled.

Table 10

| Commands | Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Vo-resister ratio set | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |

In this case, the variable range and the notch width of the V 0 voltage is shown as Table 11, as dependent on the electronic volume.

Table 11

| Vo | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $6.44[\alpha=31]$ | $7.05[\alpha=15]$ | $7.62[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 37 |  | $[\mathrm{mV}]$ |

(B) When external resistors are used. (1)
(The Vo-resistor is not used.)
The Vo voltage can also be set without using the Vo-resistor by adding resistors Ra' and Rb' between Vss and VR, and between VR and V0, respectively. In this case, the electronic volume command makes it possible to adjust the contrast of the LCD by controlling $\mathrm{V}_{0}$ voltage. In the range where $\mathrm{V}_{0}$ < Vout, the $\mathrm{V}_{0}$ voltage can be calculated using equation B-1 based on the external resistors $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$.

$$
\begin{aligned}
& \text { V } 0=\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \cdot \mathrm{VEV} \\
& \mathrm{VEV}=(1-\alpha / 200) \cdot \mathrm{VREG}
\end{aligned}
$$

(Equation B-1)

VREG is the on-chip constant voltage as shown in Table 8 at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Figure 11
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=11 \mathrm{~V}$ for SED15B1 series on which temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$.
The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0$ ), that is $\alpha=15$. So, according to equation $\mathrm{B}-1$ and $\mathrm{VREG}=1.3 \mathrm{~V}$, the $\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}$ is shown as follows.

$$
\begin{aligned}
\mathrm{V} 0 & =\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \bullet(1-\alpha / 200) \cdot \mathrm{VREG} \\
11 \mathrm{~V} & =\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \bullet(1-15 / 200) \cdot 1.3 \mathrm{~V}
\end{aligned}
$$

(Equation B-2)
Moreover, when the value of the current running through $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$ is set to $5 \mu \mathrm{~A}$,

$$
\mathrm{Ra}^{\prime}+\mathrm{Rb}^{\prime}=2.2 \mathrm{M} \Omega
$$

(Equation B-3)
Consequently, by equation B-2 and B-3,

$$
\begin{aligned}
& \mathrm{Rb}^{\prime}+\mathrm{Ra}^{\prime}=8.15 \\
& \mathrm{Ra}^{\prime}=240 \mathrm{k} \Omega \\
& \mathrm{Ra}^{\prime}=1960 \mathrm{k} \Omega
\end{aligned}
$$

In this case, the variable range and the notch width of the $\mathrm{V}_{0}$ voltage is, as shown Table 12 , as dependent on the electronic volume.

Table 12

| V $_{0}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $10.01[\alpha=31]$ | $11.0[\alpha=15]$ | $11.9[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 59 |  | $[\mathrm{mV}]$ |

(C) When external resistors are used. (2)
(The V0-resistor is not used.)
When the external resistors described above are used, adding a variable resistor as well make it possible to perform fine adjustments on $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$, to set the V0 voltage. In this case, the electronic volume function makes it possible to control the $\mathrm{V}_{0}$ voltage by commands to adjust the LCD contrast. In the range where $\mathrm{V}_{0}<\mathrm{V}_{\text {out }}$ the $\mathrm{V}_{0}$ voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistors) and R3 settings, where R2 can be subjected to fine adjustments ( $\Delta$ R2).

$$
\begin{aligned}
\mathrm{V} 0 & =\{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \cdot \mathrm{VEV} \\
& =\{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \cdot(1-\alpha / 200) \cdot \mathrm{VREG} \\
& {[\because \mathrm{VEV}=(1-\alpha / 200) \cdot \mathrm{VREG}] \quad \text { (Equation C-1) } }
\end{aligned}
$$



Figure 12
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=5 \mathrm{~V}$ to $\mathrm{V} 0=9 \mathrm{~V}$ (using R2) for SED15B1 series on which temperature gradient=$0.05 \% /{ }^{\circ} \mathrm{C}$.
The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0$,$) , that is \alpha=15$.
So, according to equation $\mathrm{C}-1$ and $\mathrm{VREG}=1.3 \mathrm{~V}$, the $\mathrm{R} 1, \mathrm{R} 2, \mathrm{R} 3$, are shown as follows. (when $\Delta \mathrm{R} 2=0 \Omega$ at $\mathrm{V} 0=9 \mathrm{~V}$ and $\Delta \mathrm{R} 2=\mathrm{R} 2$ at $\mathrm{V} 0=5 \mathrm{~V}$ )

$$
\begin{align*}
& 9 \mathrm{~V}=\{1+(\mathrm{R} 3+\mathrm{R} 2) / \mathrm{R} 1\} \cdot(1-15 / 200) \cdot 1.3 \mathrm{~V} \\
& 5 \mathrm{~V}=\{1+\mathrm{R} 3 /(\mathrm{R} 1+\mathrm{R} 2)\} \cdot(1-15 / 200) \cdot 1.3 \mathrm{~V} \tag{EquationC-3}
\end{align*}
$$

(Equation C-2)

Moreover, when the value of the current running through $\mathrm{V}_{0}$ and Vss is set to $5 \mu \mathrm{~A}$ at $\mathrm{V}_{0}=7 \mathrm{~V}$ (central value),

$$
\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=1.4 \mathrm{M} \Omega \quad \text { (Equation } \mathrm{C}-3 \text { ) }
$$

With this, according to equation C-2, C-3 and C-4,

$$
\begin{aligned}
& \mathrm{R} 1=187 \mathrm{k} \Omega \\
& \mathrm{R} 2=150 \mathrm{k} \Omega \\
& \mathrm{R} 3=1063 \mathrm{k} \Omega
\end{aligned}
$$

In this case, if $\mathrm{V}_{0}$ is set to 7 V as central value, $\Delta \mathrm{R} 2$ becomes $53 \mathrm{k} \Omega$
And, the variable range and the notch width of the Vo voltage is, as shown Table 13, as dependent on the electronic volume. ( $\Delta \mathrm{R} 2=53 \mathrm{k} \Omega$ )

## Table 13

| V $_{0}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $6.41[\alpha=31]$ | $7.0[\alpha=15]$ | $7.58[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 37 | $[\mathrm{mV}]$ |  |

* When the V0-resistor or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
* The VR terminal is enabled only when the Vo-resistor is not used. When the V0-resistor is used, then the Vr terminal is left open.
* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.


## Voltage Follower Circuit

The V0 voltage is divided to generate the $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ voltages by on-chip resistor circuit. And the $\mathrm{V}_{1}, \mathrm{~V}_{2}$, $\mathrm{V}_{3}$ and V4 voltages are impedance-converted by voltage follower, and provide to LCD driver circuit.
LCD bias ratio can be selected by LCD bias set command which is $1 / 7$ bias or $1 / 9$ bias for SED15B1 series.

## Power supply turn off sequence

Only SED15B1D0B which is used as on-chip power supply LCD driver, has the faculty of Vout shorts to VdD2 when the RES pin is LOW, and Vo shorts to Vss when the RES pin is LOW or reset command is issued. When the on-chip power supply is turned off, it is recommended to be the $\overline{\mathrm{RES}}$ pin is LOW., for the purpose of the electric discharge on the LCD panel.
SED15B1D0B/SED15B1D2B which is used as external power supply LCD driver, don't have such a discharge faculty, so that Vout and Vo need to short to Vss, when the external power supply turn off or power saver.
See the section on the Command Description for details.

## Reference Circuit Examples

Figure 13 ~ 18 shoes reference circuit examples.
(1) When used all of the booster circuit, voltage regulator circuit and V/F circuit [SED15B1D0B]Use the voltage regulator with V0-resistor (Example where VDD $=$ VDD2, with $5 \times$ boosting)


Figure 13
(2) Use the voltage regulator with external resistor (Example where VDD $=$ VDD2, with $5 \times$ boosting)


Figure 14
(2) When used only the voltage regulator circuit and V/F circuit [SED15B1D1B]
(1) Use the voltage regulator with V0-resistor


Figure 15
(2) Use the voltage regulator with external resistor


Figure 16
(3) When used only the V/F circuit [SED15B1D1B]


Figure 17
(4) When the on-chip power supply is not used [SED15B1D2B]


Figure 18

Example of shared reference settings When V0 can vary between 8 and 12 V

| Item | Set value | Units |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | $1.0 \sim 4.7$ | $\mu \mathrm{~F}$ |

Figure 14

* Because the Vr terminal input impedance is high, use short leads and shield lines.


## Reset Circuit

When $\overline{\text { RES }}$ pin goes low, or when Reset command is used,this LSI is initialized.
Initialized states :

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
- Oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- Display OFF
- Display all points ON
- Segment/common driver outputs go to the Vss level.
- Display normal
- Page address=0H
- Column address=00H
- Display start line address=00H
- Segment driver direction $=$ normal
- Common driver direction = normal
- Read modify write OFF
- Power control register (D2, D1, D0) $=(0,0,0)$
- V0-resistor ratio register (D2, D1, D0) $=(0,0,0)$
- Electronic volume register (D4, D3, D2, D1, D0) = $(1,0,0,0,0)$
- LCD power supply bias ratio $=1 / 7$ bias
- Test mode is released.
- V0 is shorted to Vss *1
- Vout is shorted to VDD2 $* 1 * 2$

When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text { RES }}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\operatorname{RES}}$ pin is always required during power-on. If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the SED15B1 series does not use the on-chip LCD power supply circuit, $\overline{\text { RES }}$ pin must be HIGH when the external LCD power supply is turned on.
*1 This faculty is available only SED15B1D0B.
*2 This faculty is not available by reset command, it is abailable only when hard reset : $\overline{\mathrm{RES}}=\mathrm{LOW}$ is active.

## 7. COMMANDS

The SED15B1 series identifies the data bus by a combination of $A 0, \overline{R D}(E), \overline{W R}(R / \bar{W})$ signals.
In the 8080 -series MPU interface, the command is activated when a low pulse is input to $\overline{\mathrm{RD}}$ pin for reading and when a low pulse is input to $\overline{\mathrm{WR}}$ pin for writing. In the 6800 -series MPU interface, the SED15B1 series enters a read mode when a high level is input to $R / \bar{W}$ pin and a write mode when a low level is input to $R / \overline{\mathrm{W}}$ pin, and the command is activated when a high pulse is input to E pin. Therefore, in the command explanation and command table, the 6800 -series MPU interface is different from the 8080-series MPU interface in that RD (E) becomes "1 (H)" in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7.
Taking the 8080 -series MPU interface as an example, commands will be explained below.

## Explanation of commands

## Display ON/OFF

This command turns the display ON and OFF.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Display OFF <br> Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

## Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | R/ $\bar{W}$ <br> $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal:DDRAM Data HIGH <br> =LCD ON voltage |
| Reve:DDRAM Data LOW |  |  |  |  |  |  |  |  |  |  |  |

## Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display mode <br> Display all points ON |

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

## Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).
Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address $(83 \mathrm{H})$, page address incremented by +1 (refer to Figure 4$)$. After the very last address $($ column $=83 \mathrm{H}$, page $=$ 8 H ), page address return to 0 H .
Page address 8 H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change.
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | OH |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1H |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 2 H |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 7 H |
|  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 8H |

## Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).
The column address is split into two sections (the upper 4-bits and lower 4-bits) when it is set (fundamentally, set continuously).
Each time the DDRAM is accessed, the column address automatically increments by +1 , making it possible for the MPU to continuously access to the display data. After the last column address $(83 \mathrm{H})$, column address returns to 00 H (refer to Figure 4).
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 | Upper bit address <br> Lower bit address |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 H |
|  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82 H |

## Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).
If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.
See the function explanation in "Line address circuit", for detail.

| A0 | E | R/W | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $00 H$ |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | $\vdots$ |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 3EH |  |  |

## Segment driver direction select

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Normal <br> Reverse |

## Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | $\mathbf{E}$ | R/W <br> $\mathbf{R D}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $*$ | $*$ | $*$ | Normal <br> Reverse |

## Display data read

This command reads 8 -bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read Data |  |  |  |  |  |  |  |

## Display data write

This command writes 8 -bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 |  |  |  | Write | Data |  |  |  |  |

## Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages.
*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.

## The sequence for cursor display



Figure 19

## End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathbf{W}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 20

## Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.


## Vo-resistor ratio set

This command sets the internal resistor ratio " $\mathrm{Rb} / \mathrm{Ra}$ " for the V 0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{R / \bar{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra : Vo voltage |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SMALL | LOW |
|  |  |  |  |  |  |  |  | 0 | 0 | 1 |  |  |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 1 |  | $\downarrow$ |
|  |  |  |  |  |  |  |  | 1 | 0 | 0 | $\downarrow$ |  |
|  |  |  |  |  |  |  |  | 1 | 0 | 1 |  |  |
|  |  |  |  |  |  |  |  | 1 | 1 | 0 | LARGE HIGH External resistor mode |  |
|  |  |  |  |  |  |  |  | 1 | 1 |  |  |  |  |

## Electronic volume

This command sets a value of electronic volume " $\alpha$ " for the V0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \bar{W}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | $\alpha$ | Vo voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | LOW |
|  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 |  |  |
|  |  |  |  |  |  | 0 | 0 | 0 $\downarrow$ | 1 | 0 | $\downarrow$ | $\downarrow$ |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1 1 | 1 1 | 1 1 | 0 1 | 0 | HIGH |

## LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | E | R/W | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias <br> SED15B1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $1 / 9$ bias <br> $1 / 7$ bias |

## Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.


Figure 21
This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.


## Reset

This LSI is in initialized by this command. And when SED15B1D0B is used, Vo is shorted to Vss. (Only when $\overline{\mathrm{RES}}=$ LOW, Vout is shorted to Vss. So Vout is not shorted to Vss by this commands.) See the function explanation in "Reset circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\mathbf{D} / \mathbf{D} \mathbf{~} \mathbf{W}$ | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

NOP
Non-operation command

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

## Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the $\overline{\text { RES }}$ pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |

* Disabled bit


## (Note):

The SED15B1 series chip maintain their operating modes, but excessive external noise, etc., may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

## Command Table

## Table 14


(Note)*:disabled bit

## 8. COMMAND DESCRIPTION

## Instruction Setup of SED15B1Dob: Reference

## (1) Initialization



Notes: Refer to respective sections or paragraphs listed below
*1: Description of Timing characteristics; Notes for Power on Sequence
*2: Description of functional; Reset Circuit
*3: Command Description; Display normal/reverse
*4: Command Description; Segment driver direction select
*5: Command Description; Common driver direction select
*6: Command Description; LCD bias set
*7: Description of functions; Power supply circuit \& Command description; V0-resistor ratio set
*8: Description of functions; Power supply circuit \& Command description; Electronic volume
*9: Command Description; Power saver
*10: Description of functions; Power supply circuit \& Command description; Power control set

## (2) Data display



Notes: Reference items
*11: Command Description; Display start line address set
*12: Command Description; Page address set
*13: Command Description; Column address set
*14: Command Description; Display data write
*15: Command Description; Display ON/OFF

## (3) Power OFF *16



## Notes: Reference items

*16: After turning OFF the internal power supply, turn OFF the power supply of this IC.
(Function Description; Power supply circuit)
When the power of this IC is turned OFF with the internal power supply is held in the ON status, since the where the voltage is supplied, even though an only little, to on chip LCD drive circuit is still continued, it is featured to ill affect the display quality of the LCD panel. To avoid this, be sure to observe the power OFF sequence strictly.
*17: Command Description; Power saver
*18: It is recommended to be RES pin=LOW. Only if it is not possible to be RES pin=LOW, ase reset command.
*19: Set the time tL from reset active to turning off the VDD2/VDD power, longer then the time th when the potential of $\mathrm{V}_{0} \sim \mathrm{~V}_{4}$ becomes below the threshold voltage (approximately 1 V ) of the LCD panel. ( $\mathrm{tL}>\mathrm{tH}$ ) If $\mathrm{tL}<\mathrm{tH}$, an irregular display may occur.
Refer to the < Reference Data > as below. When th is too long, insert a resis for between Vo and Vss to reduce it.
<Reference Data>
Condition: VDD=VDD2=1.8V, Quintuple boosting, Boosting Capacitance $1 \mu \mathrm{~F}$, Set the V0 voltage to 8 V
$\mathrm{tH}(\mu \mathrm{s})$ is calculated the following equation. $\mathrm{tH}=\mathrm{th} 0 \times \mathrm{V}_{0}+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V}_{0}$

CL :The capacitance of LCD panel connected between $\mathrm{V}_{0}$ and Vss
tho :th at the CL=0
$\Delta \mathrm{tH} \quad: \mathrm{tH}$ when the V 0 drops 1 V per the $\mathrm{CL}=1 \mathrm{pF}$.
This is reference data, so it is needed to estimate a real LCD module since tH is depends on the VDD/VDD2 voltage and the capacitance of LCD panel.
(1) In case of $\overline{\mathrm{RES}}$ pin=LOW


Figure 22

SED15B1D0B has the discharge faculty that is shorted Vout to VDD2, when $\overline{\operatorname{RES}}$ pin=LOW.
As $\mathrm{tH} 0=70(\mu \mathrm{~s} / \mathrm{V}), \Delta \mathrm{tH}=0.079(\mu \mathrm{~s} / \mathrm{V} / \mathrm{nF})$ by measurement, tH is calculated as follows, when $\mathrm{V} 0=7 \mathrm{~V}$ and $\mathrm{CL}=100 \mathrm{pF}$. $\mathrm{tH}=\mathrm{tH} 0 \times \mathrm{V} 0+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V} 0=70 \times 7+0.079 \times 100 \times 7=545 \mu \mathrm{~s}$
(2) In case of reset command


Figure 23
Vout is not shorted to VDD2 by reset command, so th is longer than the case of $\overline{\operatorname{RES}}$ pin=LOW.
As $\mathrm{tH} 0=175(\mu \mathrm{~s} / \mathrm{V}), \Delta \mathrm{tH}=0.23(\mu \mathrm{~s} / \mathrm{V} / \mathrm{nF})$ by measurement, tH is calculated as follows, when $\mathrm{V} 0=7 \mathrm{~V}$ and $\mathrm{CL}=100 \mathrm{pF}$. $\mathrm{tH}=\mathrm{tH} 0 \times \mathrm{V} 0+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V} 0=175 \times 7+0.23 \times 100 \times 7=1386 \mu \mathrm{~s}$

## (3) Refresh

It is recommended to turn on the refresh sequence regularly at specified interval.


Notes: Reference items
*20: Command description; Display ON/OFF

## 9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss $=0 \mathrm{~V}$.
Table 15

| Parameter |  | Symbol | Conditions | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (1) |  | VDD | -0.3 to 7.0 | V |
| Power supply voltage (2) |  | VDD2 | -0.3 to 7.0 | V |
|  | Double boosting |  | -0.3 to 7.0 |  |
|  | Triple boosting |  | -0.3 to 6.0 |  |
|  | Quadruple boosting |  | -0.3 to 4.5 |  |
|  | Quintuple boosting |  | -0.3 to 3.6 |  |
| Power supply voltage (3) |  | Vo, Vout | -0.3 to 18.0 | V |
| Power supply voltage (4) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | -0.3 to V0 | V |
| Input voltage |  | Vin | -0.3 to VDD+0.3 | V |
| Output voltage |  | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature |  | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP | Tstr | -55 to 100 | ${ }^{\circ} \mathrm{C}$ |
|  | Bare chip |  | -55 to 125 |  |



## Notes and Conditions

1. Voltage $V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{s s}$ must always be satisfied.
2. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

## 10. ELECTRICAL CHARACTERISTICS

## DC Characteristics

Table 16
Vss=0V, $\mathrm{VdD}=3 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ unless otherwise noted.


Relationship between oscillation frequency fosc and frame rate frequency fFR : fFR $=\mathrm{fosc} / 65$
Relationship between external clock (CL) frequency fCL and frame rate frequency fFR : fFR $=\mathrm{fCL} / 8 / 65$

## Current consumption

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Table 17 Display Pattern OFF $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | Io(1) | VDD=VDD2=2.7V, $\mathrm{V}_{0}=8.0 \mathrm{~V}$ | - | 20 | 33 | $\mu \mathrm{A}$ | *10 |
|  |  | VDD=VDD2=2.7V, $\mathrm{V}_{0}=11.0 \mathrm{~V}$ | - | 29 | 48 |  |  |

Table 18 Display Pattern Checker $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | lo(1) | VdD=VDD2=2.7V, V0=8.0V | - | 24 | 40 | $\mu \mathrm{A}$ | *10 |
|  |  | VDD=VDD2=2.7V, V $0=11.0 \mathrm{~V}$ | - | 33 | 55 |  |  |

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.
Table 19 Display Pattern OFF $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | IDD+IDD2 <br> (2) | $\begin{aligned} & \text { VDD }=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V} \\ & \text { Triple boosting } \end{aligned}$ | - | 75 | 125 | $\mu \mathrm{A}$ | *9 |
|  |  | $\mathrm{VDD}=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 96 | 160 |  |  |
|  |  | $\mathrm{VDD}=\mathrm{VDD} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 119 | 198 |  |  |

Table 20 Display Pattern Checker $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | IDD+IDD2 <br> (2) | $\mathrm{VDD}=\mathrm{VDD} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ <br> Triple boosting | - | 86 | 143 | $\mu \mathrm{A}$ | *9 |
|  |  | $\mathrm{VDD}=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 110 | 183 |  |  |
|  |  | $\mathrm{VDD}=\mathrm{VDD2}=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ <br> Quadruple boosting | - | 136 | 227 |  |  |

Table 21 Power saver $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1 $*_{* *}$ | $\operatorname{IDD}(2)$ | $\mathrm{VDD}=\mathrm{VDD2} 2=1.7 \mathrm{~V}$ to 3.6 V | - | 0.01 | 5 | $\mu \mathrm{~A}$ | ${ }^{*} 9$ |

## Reference data

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Conditions : Internal power supply OFF. External supply in use. $\mathrm{V} 0=8.0 \mathrm{~V}$, Display pattern: OFF, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 24

Conditions : Internal power supply OFF. External supply in use.
V $0=8.0 \mathrm{~V}$, Display pattern : Checker, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 25

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.
Conditions : Internal power supply ON.
$\mathrm{V} 0=8.0 \mathrm{~V}$, Display pattern: $\mathrm{OFF}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 26

Conditions: Internal power supply ON.
V0 $=8.0 \mathrm{~V}$, Display pattern : Checker, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 27

Dynamic current consumption (3) : During access and display (Checker pattern is constantly written at fcyc and displayed), when the on-chip power supply circuit is ON.


Figure 28

VDD, VDD2 and V0 (Vout) operation voltage range
(1) SED15B1D0b
(1) $\mathrm{VDD}=\mathrm{VDD} 2$

In the range of $\mathrm{VDD}_{\mathrm{D}}=\mathrm{VDD}_{2}<3.2 \mathrm{~V}$, the maximum $\mathrm{V}_{0}$ voltage is determined by Vout voltage of the quintuple boosting. It is necessary to keep Vout $>\mathrm{V}_{0}$ for preventing irregular display. The voltage of $\mid$ Vout - V0 $\mid$ is determined by LCD panel, so it is recommended to check the actual LCD module and set them.


Figure 29
(2) $\mathrm{VDD}<\mathrm{VDD}^{2}$

In the case, it is necessary to keep $1.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{D} \leq \mathrm{VDD} 2 \leq 3.6 \mathrm{~V}$. And the VDD2 should be set to keep Vout $>\mathrm{V} 0$.


Figure 30
(2) SED15B1D1b

If $\mathrm{VDD}=\mathrm{VDD} 2$, the operating range of $\mathrm{VDD} / \mathrm{VDD} 2$ is $1.7 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{D}}=\mathrm{VDD} 2 \leq 4.5 \mathrm{~V}$. And if $\mathrm{VDD}_{\mathrm{D}}<\mathrm{VDD} 2$, the operating range of $\mathrm{VDD} / \mathrm{VDD} 2$ is $1.7 \mathrm{~V} \leq \mathrm{VDD}<\mathrm{VDD}_{2} \leq 3.6 \mathrm{~V}$
(1) Eternal voltage : Vout

In this case, the relationship between Vout and VDD/VDD2 is required as shown in Figure 31.


Figure 31
(2) Eternal voltage : V0

In this case, the relationship between $\mathrm{V}_{0}$ and VDD/VDD2 is required as shown in Figure 32.


Figure 32

## (3) SED15B1D2B

Eternal voltage: V0, V1 to V4
In this case, $V_{0}$ operating range is same as Figure 32, and $V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{s S}$ is required.
*1. Though the wide range of operating voltage is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage during being accessed from MPU.
This VDD, VDD2 operational voltage range (1.7V to 5.5 V ) is in case of VDD=VDD2. If VDD $\neq$ VDD2, it becomes to be $1.7 \mathrm{~V} \leq \mathrm{VDD}<\mathrm{VDD} 2 \leq 3.6 \mathrm{~V}$.
*2. VDD, VDD2 and $\mathrm{V}_{0}$ operating voltage range is shown in Figure.
*3. VREG is internal constant voltage source for V0 voltage regulator circuit.
*4. D7 (SI), D6 (SCL), D5 to D0, A0, $\overline{\mathrm{CS}}, \overline{\mathrm{RES}}, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and CL pins
*5. D7 to D0 pins
*6. A0, $\overline{\mathrm{CS}}, \overline{\mathrm{RES}}, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WE}}(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and CL pins
*7. D7 (SI), D6 (SCL) and D5 to D0 pins
*8. Resistance value when 0.1 V is applied between the output pin SEGn or COMn and each power supply pin ( $\mathrm{V} 0, \mathrm{~V}_{1}$, $\mathrm{V} 2, \mathrm{~V} 3, \mathrm{~V} 4, \mathrm{Vss})$. This is specified in the "Voltage follower operating voltage" range. Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}(\Delta \mathrm{I}$ : Current flowing when 0.1 V is applied between that output pin and those power supply pin).
*9. Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc.

## Timing Characteristics

System Bus Read/Write Characteristics 1 (For the 8080 -series MPU)


Figure 33

Table 22
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taws |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 160 | - |  |
| Control LOW pulse width(WR) | WR | tcclw |  | 30 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tCCLR |  | 70 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 30 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 30 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 20 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | tacc8 | CL=100pF | - | 70 |  |
| Output disable time |  | toh8 |  | 5 | 50 |  |

Table 23
[VDD=2.7V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taw8 |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 260 | - |  |
| Control LOW pulse width(WR) | $\overline{W R}$ | tcclw |  | 60 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tcclr |  | 120 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 60 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 60 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 35 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | taccs | CL=100pF | - | 120 |  |
| Output disable time |  | tон8 |  | 10 | 100 |  |

Table 24
[VDD=1.7V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taws |  | 0 | - |  |
| System cycle time |  | tcycs |  | 700 | - |  |
| Control LOW pulse width(WR) | WR | tcclw |  | 120 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tcCLR |  | 240 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 120 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 120 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 90 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | tacc8 | CL=100pF | - | 240 |  |
| Output disable time |  | tон8 |  | 10 | 200 |  |

*1. The input signal rise time and fall time ( tr , tf ) is specified at 10 ns or less. When the system cycle time is extremely fast, it is specified by $(\mathrm{tr}, \mathrm{tf}) \leq(\mathrm{tCYC} 8-\mathrm{tCCLW}-\mathrm{tCCHW})$ or $(\mathrm{tr}, \mathrm{tf}) \leq(\mathrm{tCYC8}-\mathrm{tCCLR}-\mathrm{tCCHR})$.
*2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VdD.
*3. tCCLW and tCCLR are specified by the overlap period in which $\overline{\mathrm{CS}}$ is " 0 " and $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ are " 0 ".

## System Bus Read/Write Characteristics 2 (For the 6800-series MPU)



Figure 34
Table 25
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time |  | A0, | taH6 |  | 0 | - |  |
|  |  | $\overline{\mathrm{WR}}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 160 | - |  |
| Enable | Width | E | tewhw |  | 30 | - |  |
| HIGH pulse width | Read |  | tewhr |  | 70 | - |  |
| Enable | Width | E | tewLw |  | 30 | - |  |
| LOW pulse width | Read |  | tewLR |  | 30 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 20 | - |  |
|  |  | tDH6 |  | 0 | - |  |
| Access time Output disable time |  |  | tACC6 | CL=100pF | - | 70 |  |
|  |  | tон6 |  | 5 | 50 |  |

Table 26
[ $\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]


Table 27
[VDD=1.7V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | $\begin{gathered} \text { Units } \\ \hline \text { ns } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time |  | A0, | tah6 |  | 0 | - |  |
|  |  | $\overline{W R}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 700 | - |  |
| Enable | Width | E | tewhw |  | 120 | - |  |
| HIGH pulse width | Read |  | tEWHR |  | 240 | - |  |
| Enable | Width |  | tewLw |  | 120 | - |  |
| LOW pulse width | Read |  | tEWLR |  | 120 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 90 | - |  |
|  |  | tDH6 |  | 0 | - |  |
| Access time <br> Output disable time |  |  | tAcc6 | $\mathrm{CL}=100 \mathrm{pF}$ | - | 240 |  |
|  |  | tон6 |  | 10 | 200 |  |

*1. The input signal rise time and fall time ( $\mathrm{tr}, \mathrm{tf}$ ) is specified at 10 ns or less. When the system cycle time is extremely fast, it is specified by (tr, tf) $\leq$ (tCYC6-tEWHW-tEWLW) or (tr, tf) $\leq$ (tCYC6-tEWHR-tEWLR).
*2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vdd.
*3. tEWHW and tEWHR are specified by the overlap period in which $\overline{\mathrm{CS}}$ is " 0 " and E is " 1 ".

## Serial interface



Figure 35
Table 28
VDD=4.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 40 | - | ns |
| Serial clock HIGH pulse width |  | tSHW |  | 15 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 15 | - |  |
| Address setup time | AO | tSAS |  | 10 | - |  |
| Address hold time |  | tSAH |  | 20 | - |  |
| Data setup time | SI | tSDS |  | 3 | - |  |
| Data hold time |  | tSDH |  | 3 | - |  |
| $\overline{\text { CS } \text { serial clock time }}$ | $\overline{\text { CS }}$ | tCSS |  | 10 | - |  |
|  |  | tCSH |  | 25 | - |  |

Table 29
VDD=2.7 to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 70 | - | ns |
| Serial clock HIGH pulse width |  | tSHW |  | 25 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 25 | - |  |
| Address setup time | AO | tSAS |  | 20 | - |  |
| Address hold time |  | tSAH |  | 40 | - |  |
| Data setup time | SI | tSDS |  | 5 | - |  |
| Data hold time |  | tSDH |  | 5 | - |  |
| $\overline{\text { CS } \text { serial clock time }}$ | $\overline{\text { CS }}$ | tcss |  | 15 | - |  |
|  |  | tCSH |  | 50 | - |  |

Table 30
VDD=1.7 to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 150 | - | ns |
| Serial clock HIGH pulse width |  | tsHW |  | 50 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 50 | - |  |
| Address setup time | AO | tSAS |  | 45 | - |  |
| Address hold time |  | tSAH |  | 90 | - |  |
| Data setup time | SI | tSDS |  | 10 | - |  |
| Data hold time |  | tSDH |  | 10 | - |  |
| $\overline{\text { CS }}$ serial clock time | $\overline{\text { CS }}$ | tCSS |  | 50 | - |  |
|  |  | tcSH |  | 100 | - |  |

Note : 1. The input Signal rise and fall times must be with in 10 ns .
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## Reset timing



Figure 36
Table 31
VDD=4.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR |  | - | 250 | ns |
| Reset LOW pulse width | $\overline{R E S}$ | tRW |  | 250 | - |  |

Table 32
VDD $=2.7$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tr |  | - | 500 | ns |
| Reset LOW pulse width | $\overline{\mathrm{RES}}$ | tRW |  | 500 | - |  |

Table 33
VDD=1.7 to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tr |  | - | 1000 | ns |
| Reset LOW pulse width | $\overline{\text { RES }}$ | tRW |  | 1000 | - |  |

Note : 1. The input Signal rise and fall times must be with in 10 ns .
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## SED15B1 Series

## Notes for Power on Sequence

It is preferable to turn on power supply VDD and VDD2 at the same time, but if VDD turn on after VDD2, then it is necessary that the below 3 conditions are satisfied.


Figure 37
A. $\mathrm{t} 1<1 \mathrm{~ms}$, during this timing, all input pins are fixed to Vss.
B. $\overline{\mathrm{CS}}$ becomes HIGH simultaneously with VdD.
C. $\mathrm{t} 2>100 \mathrm{~ns}$ (Reset is canceled after VDD2 and rise up).

## 11. THE MPU INTERFACE (REFERENCE EXAMPLES)

The SED15B1 series can directly be connected to the 80 system MPU and 68 series MPU. It can also be operated with a fewer signal lines by using the serial interface.
After the initialization using the RES pin, the respective input pins of the SED15B1 series need to controlled normally.
(1) 80 series MPU


Figure 38
(2) 6800 series MPU


Figure 39
(3) Using serial interface


Figure 40

## 12. NOTES

Please be advised on the following points in the use of this development specification.

1. This development specification is subject to change without previous notice.
2. This development specification does not guarantee or furnish the industrial property right not its execution.

Application examples in this development specification are intended to ensure your better understanding of the product. Thus the manufacturer shall not be liable for any trouble arising in your circuits from using such application example.
Numerical values provided in the property table of this manual are represented with their magnitude on the numerical line.
3. No part of this development specification may not be reproduced, copied or used for commercialpurpose without a written permission from the manufacturer.

In handling of semiconductor devices, your attention is required to following points.
[Precaution on light]
Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in malfunctioning of the ICs. To prevent such malfunctioning of the ICs mounted on the boards or products, make sure that:
(1) Your design and mounting layout done are so that the IC is not exposed to light in actual use.
(2) The IC is protected from light in the inspection process.
(3) The IC is protected from light in its front, rear and side faces.
[Precautions when installing the COG]
When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, nonconformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

## AMERICA

EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS
1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone : +1-310-955-5300 Fax : +1-310-955-5400

## SALES OFFICES

## West

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone : +1-408-922-0200 Fax : +1-408-922-0238

## Central

101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone : +1-815-455-7630 Fax : +1-815-455-7633

## Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone : +1-781-246-3600 Fax : +1-781-246-5443

## Southeast

3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

## EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS
Riesstrasse 15
80992 Munich, GERMANY
Phone : +49-(0) 89-14005-0 Fax : +49-(0) 89-14005-110

## SALES OFFICE

Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone : +49-(0) 2171-5045-0 Fax : +49-(0) 2171-5045-10

## UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone : +44-(0) 1344-381700 Fax : +44-(0) 1344-381701

## FRENCH BRANCH OFFICE

1 Avenue de l'Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE

Phone : +33-(0) 1-64862350 Fax : +33-(0) 1-64862355

## ASIA

EPSON (CHINA) CO., LTD.
28F, Beijing Silver Tower 2\# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone: 64106655 Fax:64107319
SHANGHAI BRANCH
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone : 21-6485-5552 Fax: 21-6485-0775
EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong
Phone : +852-2585-4600 Fax : +852-2827-4346
Telex : 65542 EPSCO HX
EPSON TAIWAN TECHNOLOGY \& TRADING LTD.
10F, No. 287,Nanking East Road, Sec. 3
Taipei
Phone : 02-2717-7360 Fax: 02-2712-9164
Telex : 24444 EPSONTB

## HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone : 03-573-9900 Fax:03-573-9169
EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, \#36-00
Millenia Tower, SINGAPORE 039192
Phone : +65-337-7911 Fax : +65-334-2716
SEIKO EPSON CORPORATION
KOREA OFFICE
50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone: 02-784-6027 Fax: 02-767-3677
SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION
Electronic Device Marketing Department IC Marketing \& Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624
ED International Marketing Department
Europe \& U.S.A.
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564
ED International Marketing Department
Asia
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110


In pursuit of "Saving" Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

## SED1500 Series

LCD driver with RAM

## SEIKO EPSON CORPORATION

■ Electronic Devices Information on the EPSON WWW Server

