13. SED15B1 Series

Contents

| 1. | DESCRIPTION | 13-1 |
|-----|----------------------------------------|--------|
| 2. | FEATURES | 13-1 |
| 3. | BLOCK DIAGRAM | . 13-2 |
| 4. | PIN DIMENSIONS | . 13-3 |
| 5. | PIN DESCRIPTION | . 13-6 |
| 6. | FUNCTIONAL DESCRIPTION | . 13-8 |
| 7. | COMMANDS | 13-24 |
| 8. | COMMAND DESCRIOTION | 13-32 |
| 9. | ABSOLUTE MAXIMUM RATING | 13-36 |
| 10. | ELECTRICAL CHARACTERISTICS | 13-37 |
| 11. | THE MPU INTERFACE (REFERENCE EXAMPLES) | 13-53 |
| 12. | NOTES | 13-54 |

1. DESCRIPTION

The SED15B1 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.

The use of the on-chip DDRAM of 65×132 bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.

The SED15B1 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.

Consequently, the SED15B1 can be realize a highperformance handy display system with a minimum current consumption and the fewest components.

2. FEATURES

- Direct display by DDRAM : Bit data of DDRAM "0" a dot of display is OFF "1" a dot of display is ON (at Display normal)
- DDRAM capacity : 65×132=8580bits
- High-speed 8-bit Serial interface/8-bit MPU interface (The chip can be connected directly to both the 8080series MPUs and the 6800-series MPUs).
- Many command functions : Display ON/OFF, Display normal/reverse, Display all points ON/OFF, Page address set, Column address set, Display start line address set, Segment/Common driver direction select, Display data Read/Write ,Read modify write, Power control set, Electronic contrast control, LCD bias set, Power saver, Reset
 On-chip low power supply circuit for LCD driving voltage generation
 - Booster circuit (with boost ratios of Double/Triple/ Quadruple/Quintuple)

Voltage regulator circuit (with high-accuracy electronic voltage adjustment function)

Voltage follower (with V1 to V4 voltage dividing resistors)

- On-chip CR oscillation circuit (external clock can also be input.)
- Very low power consumption
- Power supply :
 - Logic power supply : VDD-VSS=1.7 to 5.5V Booster reference supply : VDD2-VSS=1.7 to 5.5V LCD driving power supply : V0-VSS=4.5 to 16.0V
- Wide range of operating temperatures -40 to 85°C
- CMOS process
- Package : Au bump chip and TCP
- These ICs are not designed for strong radio/optical activity proof.

| Product Name | Duty | Bias | SEG Dr | COM Dr | V _{REG} Temperature Gradient | Voltage Condition | Shipping Forms |
|--------------|------|---------|--------|--------|---------------------------------------------|--------------------------------|----------------|
| SED15B1D0B | 1/65 | 1/9,1/7 | 132 | 65 | -0.05%/ | Internal voltage | Bare Chip |
| *SED15B1D1B | 1/65 | 1/9,1/7 | 132 | 65 | -0.05%/ | Vo or Vout external voltage | Bare Chip |
| *SED15B1D2B | 1/65 | 1/9,1/7 | 132 | 65 | -0.05%/ | Vo ~ V4 extarnal voltage | Bare Chip |
| * SED15B1T0* | 1/65 | 1/9,1/7 | 132 | 65 | -0.05%/ | | TCP |

Series Specifications

* : Start the development on demands

**: Under development

3. BLOCK DIAGRAM



4. PIN DIMENSIONS



Pad Center Coordinates

Unit: µm

| PAD | Pin | v | v |] | PAD | Pin | v | v | PAD | Pin | v | v |
|-----|-----------|----------------|------|---|-----|--------|-------|------|-----|-------|-------|-------|
| No. | Name | ~ | T | | No. | Name | ~ | T | No. | Name | ~ | T |
| 1 | (NC) | 4852 | 1248 | | 51 | TEST13 | -1882 | 1248 | 101 | COM6 | -5255 | -631 |
| 2 | (NC) | 4722 | | | 52 | Vss | -2051 | | 102 | COM5 | | -701 |
| 3 | TEST0 | 4592 | | | 53 | Vr | -2181 | | 103 | COM4 | | -771 |
| 4 | TEST1 | 4462 | | | 54 | Vo | -2311 | | 104 | COM3 | | -842 |
| 5 | TEST2 | 4332 | | | 55 | V1 | -2441 | | 105 | COM2 | | -912 |
| 6 | Vss | 4202 | | | 56 | V2 | -2571 | | 106 | COM1 | | -982 |
| 7 | TEST3 | 4072 | | | 57 | V3 | -2701 | | 107 | COMO | | -1052 |
| 8 | TEST4 | 3942 | | | 58 | V4 | -2831 | | 108 | COMS | | -1122 |
| 9 | IESI5 | 3812 | | | 59 | CAP2+ | -2961 | | 109 | (NC) | | -1193 |
| 10 | RES | 3682 | | | 60 | | -3091 | | 110 | | 4700 | -1263 |
| 11 | | 3552 | | | 61 | | -3221 | | 111 | | -4738 | -1248 |
| | | 3422 | | | 62 | | -3351 | | 112 | | -4008 | |
| 13 | | 3292 | | | 64 | | 2611 | | 113 | | -4090 | |
| 14 | KD Vod | 3102 | | | 65 | Vout | 27/1 | | 114 | SEGI | -4520 | |
| 10 | | 2002 | | | 66 | | 2071 | | 115 | | -4400 | |
| 17 | | 2902 | | | 67 | | _4001 | | 117 | SEG3 | -4300 | |
| 18 | | 2612 | | | 68 | | _4001 | | 118 | SEG5 | -4317 | |
| 10 | | 2042 | | | 60 | | _/261 | | 110 | SEG6 | _/177 | |
| 20 | D0,00L | 2382 | | | 70 | | _4301 | | 120 | SEG7 | _4107 | |
| 20 | D3 | 2252 | | | 70 | CAP3+ | -4521 | | 120 | SEG8 | -4037 | |
| 22 | | 2122 | | | 72 | (NC) | -4651 | | 122 | SEG9 | -3966 | |
| 23 | D2 | 1992 | | | 73 | (NC) | -4781 | ↓ | 123 | SEG10 | -3896 | |
| 24 | D1 | 1862 | | | 74 | (NC) | -5255 | 1264 | 124 | SEG11 | -3826 | |
| 25 | D0 | 1732 | | | 75 | (NC) | | 1194 | 125 | SEG12 | -3756 | |
| 26 | Vdd | 1602 | | | 76 | COM31 | | 1124 | 126 | SEG13 | -3686 | |
| 27 | Vdd | 1472 | | | 77 | COM30 | | 1054 | 127 | SEG14 | -3615 | |
| 28 | Vdd | 1342 | | | 78 | COM29 | | 984 | 128 | SEG15 | -3545 | |
| 29 | Vdd2 | 1212 | | | 79 | COM28 | | 913 | 129 | SEG16 | -3475 | |
| 30 | Vdd2 | 1082 | | | 80 | COM27 | | 843 | 130 | SEG17 | -3405 | |
| 31 | Vdd2 | 952 | | | 81 | COM26 | | 774 | 131 | SEG18 | -3335 | |
| 32 | TEST6 | 822 | | | 82 | COM25 | | 703 | 132 | SEG19 | -3264 | |
| 33 | Vdd | 692 | | | 83 | COM24 | | 633 | 133 | SEG20 | -3194 | |
| 34 | P/S | 562 | | | 84 | COM23 | | 562 | 134 | SEG21 | -3124 | |
| 35 | C86 | 432 | | | 85 | COM22 | | 492 | 135 | SEG22 | -3054 | |
| 36 | Vss | 302 | | | 86 | COM21 | | 422 | 136 | SEG23 | -2984 | |
| 37 | TEST7 | 172 | | | 87 | COM20 | | 352 | 137 | SEG24 | -2913 | |
| 38 | IES18 | 3 | | | 88 | COM19 | | 282 | 138 | SEG25 | -2843 | |
| 39 | IES19 | -166 | | | 89 | | | 211 | 139 | SEG26 | -2773 | |
| 40 | VSS | -335 | | | 90 | | | 141 | 140 | SEG27 | -2703 | |
| 41 | VSS | -465 | | | 91 | COM16 | | | 141 | SEG28 | -2633 | |
| 42 | | -595 | | | 92 | | | | 142 | SEG29 | -2002 | |
| 43 | | -725 | | | 93 | COM12 | | -09 | 143 | SEG30 | -2492 | |
| 44 | VOUT | -000 | | | 94 | COM12 | | 210 | 144 | SEGST | -2422 | |
| 40 | Vout | -900 _1115 | | | 20 | | | -210 | 140 | SEGSZ | -2002 | |
| 40 | (NC) | -1245 | | | 97 | COM10 | | -200 | 140 | SEG34 | -2202 | |
| 48 | TEST10 | _1 <u>4</u> 14 | | | 98 | COM9 | | _420 | 148 | SEG35 | _2141 | |
| 49 | TEST11 | -1583 | | | 99 | COM8 | | _491 | 149 | SEG36 | -2071 | |
| 50 | TEST12 | -1713 | ┥ | | 100 | COM7 | ↓ | -561 | 150 | SEG37 | -2001 | ↓ |

Unit: μm

| PAD | Pin | × | ~ |] | PAD | Pin | X | | PAD | Pin | X | V |
|-----|-------|-------|-------|---|-----|--------|------|-------|-----|-------|------|------|
| No. | Name | X | Y | | No. | Name | X | Y | No. | Name | X | Y |
| 151 | SEG38 | -1931 | -1248 | | 201 | SEG88 | 1579 | -1248 | 251 | COM35 | 5248 | -944 |
| 152 | SEG39 | -1860 | | | 202 | SEG89 | 1650 | | 252 | COM36 | | -874 |
| 153 | SEG40 | -1790 | | | 203 | SEG90 | 1720 | | 253 | COM37 | | -804 |
| 154 | SEG41 | -1720 | | | 204 | SEG91 | 1790 | | 254 | COM38 | | -734 |
| 155 | SEG42 | -1650 | | | 205 | SEG92 | 1860 | | 255 | COM39 | | -664 |
| 156 | SEG43 | -1580 | | | 206 | SEG93 | 1930 | | 256 | COM40 | | -593 |
| 157 | SEG44 | -1509 | | | 207 | SEG94 | 2001 | | 257 | | | -523 |
| 158 | SEG45 | -1439 | | | 208 | SEG95 | 2071 | | 258 | | | -453 |
| 159 | SEG40 | 1200 | | | 209 | SEG90 | 2141 | | 259 | | | -303 |
| 160 | SEG47 | 1229 | | | 210 | SEG97 | 2211 | | 200 | | | -313 |
| 162 | SEG40 | 1159 | | | 211 | SEG90 | 2201 | | 201 | COM45 | | 172 |
| 162 | SEG50 | _1088 | | | 212 | SEG100 | 2352 | | 263 | | | -1/2 |
| 164 | SEG51 | _1018 | | | 213 | SEG100 | 2422 | | 264 | COM48 | | _32 |
| 165 | SEG52 | _948 | | | 215 | SEG102 | 2562 | | 265 | COM49 | | 38 |
| 166 | SEG53 | -878 | | | 216 | SEG102 | 2632 | | 266 | COM50 | | 109 |
| 167 | SEG54 | -807 | | | 217 | SEG104 | 2703 | | 267 | COM51 | | 179 |
| 168 | SEG55 | -737 | | | 218 | SEG105 | 2773 | | 268 | COM52 | | 249 |
| 169 | SEG56 | -667 | | | 219 | SEG106 | 2843 | | 369 | COM53 | | 319 |
| 170 | SEG57 | -597 | | | 220 | SEG107 | 2913 | | 270 | COM54 | | 389 |
| 171 | SEG58 | -527 | | | 221 | SEG108 | 2983 | | 271 | COM55 | | 460 |
| 172 | SEG59 | -456 | | | 222 | SEG109 | 3054 | | 272 | COM56 | | 530 |
| 173 | SEG60 | -386 | | | 223 | SEG110 | 3124 | | 273 | COM57 | | 600 |
| 174 | SEG61 | -316 | | | 224 | SEG111 | 3194 | | 274 | COM58 | | 670 |
| 175 | SEG62 | -246 | | | 225 | SEG112 | 3264 | | 275 | COM59 | | 740 |
| 176 | SEG63 | -176 | | | 226 | SEG113 | 3334 | | 276 | COM60 | | 811 |
| 177 | SEG64 | -105 | | | 227 | SEG114 | 3405 | | 277 | COM61 | | 881 |
| 178 | SEG65 | -35 | | | 228 | SEG115 | 3475 | | 278 | COM62 | | 951 |
| 179 | SEG66 | 35 | | | 229 | SEG116 | 3545 | | 279 | COM63 | | 1021 |
| 180 | SEG67 | 105 | | | 230 | SEG117 | 3615 | | 280 | COMS | | 1091 |
| 181 | SEG68 | 175 | | | 231 | SEG118 | 3685 | | 281 | (NC) | | 1162 |
| 182 | SEG69 | 246 | | | 232 | SEG119 | 3756 | | 282 | (NC) | • | 1232 |
| 183 | SEG70 | 316 | | | 233 | SEG120 | 3826 | | | | | |
| 104 | SEG71 | 300 | | | 204 | SEG121 | 2066 | | | | | |
| 196 | SEG72 | 526 | | | 200 | SEG122 | 1036 | | | | | |
| 187 | SEG7A | 507 | | | 230 | SEG123 | 4030 | | | | | |
| 188 | SEG75 | 667 | | | 238 | SEG124 | 4107 | | | | | |
| 189 | SEG76 | 737 | | | 239 | SEG126 | 4247 | | | | | |
| 190 | SEG77 | 807 | | | 240 | SEG127 | 4317 | | | | | |
| 191 | SEG78 | 877 | | | 241 | SEG128 | 4387 | | | | | |
| 192 | SEG79 | 948 | | | 242 | SEG129 | 4458 | | | | | |
| 193 | SEG80 | 1018 | | | 243 | SEG130 | 4528 | | | | | |
| 194 | SEG81 | 1088 | | | 244 | SEG131 | 4598 | | | | | |
| 195 | SEG82 | 1158 | | | 245 | (NC) | 4668 | | | | | |
| 196 | SEG83 | 1228 | | | 246 | (NC) | 4738 | ↓ | | | | |
| 197 | SEG84 | 1299 | | | 247 | (NC) | 5248 | -1225 | | | | |
| 198 | SEG85 | 1369 | | | 248 | COM32 | | -1155 | | | | |
| 199 | SEG86 | 1439 | | | 249 | COM33 | | -1085 | | | | |
| 200 | SEG87 | 1509 | ♥ | | 250 | COM34 | ¥ | -1015 | | | | |

5. PIN DESCRIPTION

Power supply pins

| Name | I/O | Description | Number of pins |
|----------------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| Vdd | Supply | Power supply. Connect to MPU power pin Vcc. | 5 |
| Vdd2 | Supply | Externally-input reference power supply for booster circuit. | 3 |
| Vss | Supply | This is a 0V terminal connected to the system GND. | 7 |
| V0, V1, V2 V3, V4 | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$. When on-chip power supply circuit turns on, V0 voltage are generated, and the following voltages are generated to V1 to V4. Either voltage can be selected by LCD bias set command. | 5 |
| | | SED15B1 | |
| | | $ \begin{array}{ c c c c c c c c } \hline V1 & 6/7 \cdot V0, 8/9 \cdot V0 \\ \hline V2 & 5/7 \cdot V0, 7/9 \cdot V0 \\ \hline V3 & 2/7 \cdot V0, 2/9 \cdot V0 \\ \hline V4 & 1/7 \cdot V0, 1/9 \cdot V0 \end{array} $ | |

LCD power supply circuit pins

| Name | I/O | Description | Number of pins |
|-------|-----|-------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| CAP1+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP1- | 0 | Boosting capacitor negative connection pin. | 2 |
| CAP2+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP2- | 0 | Boosting capacitor negative connection pin. | 2 |
| CAP3+ | 0 | Boosting capacitor positive connection pin. | 2 |
| CAP4+ | 0 | Boosting capacitor positive connection pin. | 2 |
| Vout | 0 | Booster output. | 4 |
| VR | I | Voltage adjustment pin. Provides Vo voltage using external resistors. When internal resistors are used, this pin cannot be used. | 1 |

System bus connection pins

| Name | I/O | Description | Number of pins |
|---------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| D7 to D0 | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit MPU data bus. | 8 |
| (SI) (SCL) | | When the serial interface is selected (P/S=LOW) ; D7 : Serial data input (SI) D6 : Serial clock input (SCL) | |
| A0 | I | Control/data flag input. A0=HIGH : The data on D7 to D0 is display data. A0=LOW : The data on D7 to D0 is control data. | 1 |
| CS | I | Chip select input. Data input is enable when \overline{CS} is low. | 1 |
| RES | I | When $\overline{\text{RES}}$ is caused to go low, initialization is executed. A reset operation is performed at the $\overline{\text{RES}}$ signal level. | 1 |

| Pin name | I/O | Description | Number of pins |
|-------------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| RD (E) | Ι | When connected to an 8080-series MPU; This is active-LOW. This pin is connected to the RD signal of the 8080-series MPU. While this signal is low, SED15B1 series data bus is an output status. When connected to an 6800-series MPU; This is active-HIGH. This is used as an enable clock input pin of the 6800-series MPU. | 1 |
| WR (R/W) | Ι | When connected to an 8080-series MPU; This is active-LOW. This pin is connected to the WR signal of the 8080-series MPU. The signals on the data bus are latched at the rising edge of the WR signal. When connected to an 6800-series MPU; This is the read/write control signal input . R/W=HIGH : Read. R/W=LOW : Write. | 1 |
| C86 | I | MPU interface selection pin. C86=HIGH : 6800-series MPU interface C86=LOW : 8080-series MPU interface | 1 |
| P/S | 1 | Serial data input/parallel data input P/S=HIGH : Parallel data input P/S=LOW : Serial data input The following applies depending on the P/S status : P/S Data/Command Data Read/Write Serial Clock HIGH A0 D7 to D0 RD, WR LOW A0 SI (D7) Write only SCL (D6) In serial mode, no data can be read from DDRAM. When P/S=LOW,D5 to D0 are HZ. D5 to D0 may be HIGH, LOW or Open, and moreover A0, RD, WR, C86 may be HIGH, LOW or Open. | 1 |

LCD driver pins

| Name | I/O | Description | Number of pins |
|-------------------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| CL | Ι | External clock input. When external clock is halted, CL must be LOW. If internal clock (on-chip CR oscillation circuit) is selected, CL connected to VDD. | 1 |
| SEG0 to SEG131 | 0 | LCD segment driver output. | 132 |
| COM0 to COM63 | 0 | LCD common driver output. | 64 |
| COMS | 0 | LCD common driver output for the indicator. When it is not used, it is made open. | 2 |

Test pins

| Name | I/O | Description | Number of pins |
|--------------------|-----|--------------------------------------------------------------|-------------------|
| TEST0 to TEST13 | I/O | These are terminals for IC chip testing. Please set to open. | 14 |

Note and caution

• If control signal from MPU is HZ, an over-current may flow through the IC. A protection is required to prevent the HZ signal at the input pins.

6. FUNCTIONAL DESCRIPTION

Microprocessor Interface

Interface type selection

The SED15B1 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH or LOW, it is possible to select either 8-bit parallel data input or 8-bit serial data input as shown in Table 1.

Table 1

| P/S | CS | A0 | RD | WR | C86 | D7 | D6 | D5 to D0 |
|---------------------|----|----|-----------------|----|-----|----|-----|----------|
| HIGH:Parallel Input | CS | A0 | \overline{RD} | WR | C86 | D7 | D6 | D5 to D0 |
| LOW:Serial Input | CS | A0 | - | _ | _ | SI | SCL | _ |

-: HIGH, LOW or Open

Parallel interface

When the parallel interface has been selected (P/S= HIGH), then it is possible to connect directly to either an

8080-series MPU or a 6800-series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

Table 2

| C86 | CS | A0 | RD | WR | D7 to D0 |
|--------------------------|----|----|----|-----|----------|
| HIGH:6800-series MPU bus | CS | A0 | Е | R/W | D7 to D0 |
| LOW:8080-series MPU bus | CS | A0 | RD | WR | D7 to D0 |

Moreover, the SED15B1 series identifies the data bus signal according to A0, $\overline{\text{RD}}(\text{E})$, $\overline{\text{WR}}(\text{R}/\overline{\text{W}})$ signals, as shown in Table 3.

Table 3

| Common | 6800-series | 8080-series | | Function |
|--------|-------------|-------------|----|-------------------------------|
| A0 | R/W | RD | WR | |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 0 | 1 | 0 | Writes control data (command) |

Serial interface

When the serial interface has been selected (P/S= LOW), only writing display data and control data is possible by four input signals. The serial data input (SI) and serial clock input (SCL) are enabled when \overline{CS} is low. When chip is not selected, the shift register and counter which compose serial interface are reset.

The serial data is read from the serial data input pin in the rising edge of the serial clocks D7,D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether the serial data input is display data or command data; when A0=HIGH, the data is display data, and when A0=LOW then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.

Figure 1 is a serial interface signal chart.



Figure 1

* When the chip is not active, the shift registers and the counter are reset to their states.

* Reading is not possible while in serial interface mode.

* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.

Chip select input

The MPU interface (either parallel or serial) is enabled only when \overline{CS} =LOW.

When the chip select is <u>inactive, D7</u> to D0 enter a high impedance state, and A0, RD and WR inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the SED15B1 series, the MPU is required to satisfy the only cycle time (tCYC), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed. In order to realize the higher speed accessing, the SED15B1 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).



DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65-row (8 page by 8 bit + 1) by 132-column addressable array.



As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction.



Figure 3

Each pixel can be selected when page address and column address are specified(refer to Figure 5). The MPU issues Page address set command to change the page and access to another page. Page address 8 (D3,D2,D1,D0 = 1,0,0,0) is DDRAM area dedicate to the indicator, and display data D0 is only valid. The DDRAM column address is specified by Column address set command. The specified column address is

automatically incremented by +1 when a Display data read/write command is entered. After the last column address (83H), column address returns to 00H and page address incremented by +1 (refer to Figure 4). After the very last address (column = 83H,page = 8H),both column address and page address return to 00H (column address = 00H, page address = 0H).





The MPU reads from and writes to the DDRAM through the I/O buffer independent of the LCD controller operation. Therefore, data can be written to the DDRAM at the same time as data is being displayed, without causing the LCD to flicker. Furthermore, as is shown in Table 4, Segment driver direction select command can be used to reverse the relationship between the DDRAM column address and segment output. This allows flexible IC layout during LCD module assembly.

Table 4

| Column Address | 00H | 01H | 02H | 81H | 82H | 83H |
|-------------------|--------|--------|--------|----------|--------|--------|
| Normal Direction | SEG0 | SEG1 | SEG2 | SEG129 | SEG130 | SEG131 |
| Reverse Direction | SEG131 | SEG130 | SEG129 | SEG2 | SEG1 | SEG0 |

Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the common driver direction is normal, or the COM63 output when common driver direction is reversed. And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly.

If the display start line address is changed dynamically using the Display start line address set command, then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | 1CH | 1DH | | 3FH | 00H | | 1AH | 1BH |
|-------------------|-------|-------|---|-------|-------|---|-------|-------|
| Normal Direction | COM0 | COM1 | | COM35 | COM36 | | COM62 | COM63 |
| Reverse Direction | COM63 | COM62 | [| COM28 | COM27 | [| COM1 | COM0 |

Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.

Display ON/OFF command, Display normal/reverse

command, and Displayed all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

Display Data RAM

The display data RAM stores pixel data for the LCD. It is a 132-colunm×65-row addressale array as shown in Figure 5.



Figure 5

Oscillation circuit

The SED15B1 series has a complete on-chip CR oscillation circuit, and its output is used as the display timing signal source.

The on-chip oscillation circuit is available when CL = HIGH.

And the SED15B1 series is also capable external clock input from CL pin. (When external clock is halted, CL must be LOW.)

Display timing generator circuit

The display timing generator circuit generates the timing signals from the display clocks to the line address circuit

and the display data latch circuit. The display data is latched to the display data latch circuit and is output to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.

The circuit also generates COM scan signal and the LCD AC signal (FR) from the display clocks. As shown in Figure 6, the FR normally generates the 2- frame AC drive waveforms .



2-frame AC drive waveforms

Figure 6

LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal (FR). Figure 7 shows an example of SEG and COM output waveforms.



Figure 7

Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.

The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. In the case of using SED15B1D0B which use a booster circuit, voltage regulator circuit, and voltage follower circuit, every circuit is required to be turnend ON or OFF at the same time by Power control set command. In the case of using SED15B1D0B/SED15B1D2B which need the external power supply and use part of on-chip power supply circuit, each must be set the appropriate state as shown in the Table 6.

Table 6

| Power supply condition | Product name*2 | Booster circuit | Voltage regulator circuit | Voltage follower circuit | External voltage input | Boosting system pin* ³ |
|-------------------------------------------------------------------|----------------|--------------------|---------------------------------|--------------------------------|-----------------------------------|--------------------------------------|
| On-chip power supply used | SED15B1D0B | ON | ON | ON | Vdd2 | Used |
| Voltage regulator circuit and Voltage follower circuit only | SED15B1D1B | OFF | ON | ON | Vout | Open |
| Voltage follower circuit only | SED15B1D1B | OFF | OFF | ON | V0=VOUT*4 | Open |
| External power supply only | SED15B1D2B | OFF | OFF | OFF | V0=VOUT ^{*4} V1 to V4 | Open |

*1 Combinations other than those shown in above table are possible but impractical.

*2 Chose the appropriate product according to the power supply condition.

*3 The boosting system pin indicates the CAP+, CAP1–, CAP2+, CAP2–, CAP3+, and CAP4+ pin.

*4 Both V0 pin and VOUT pin should be connected to external power supply.

Booster circuit

Using the booster circuit, it is possible to produce Quintuple/Quadruple/Triple/Double boosting of the VDD2-Vss voltage level.

Quintuple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between CAP4+ and CAP2-, between VOUT and VDD2, the potential between VDD2 and Vss is boosted to quintuple toward the positive side and it is output at VOUT pin.

Quadruple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between VOUT and VDD2, and jumper between CAP4+ and VOUT, the potential between VDD2 and Vss is

boosted to quadruple toward the positive side and it is output at VOUT pin.

Triple boosting :

Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between VOUT and VDD2, and jumper between CAP3+, CAP4+ and VOUT, the triple boosted voltage appears at VOUT pin.

Double boosting :

Connect capacitor between CAP1+ and CAP1-, between VOUT and VDD2, open CAP2-, and jumper between CAP2+, CAP3+, CAP4+ and VOUT, the double boosted voltage appears at VOUT pin.

The boosted voltage relationships are shown in Figure 8.



Figure 8

* VDD2 voltage must be set so that VOUT voltage does not exceed the absolute maximum rated value.

* The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value = 1.0 to 4.7μ F).

Voltage regulator circuit

The boosting voltage occurring at the VOUT pin is sent to the voltage regulator, and the V0 voltage (LCD driver voltage) is output.

Because the SED15B1 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the V0 voltage regulator (= V0-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And V0 voltage can be adjusted by commands only to adjust the LCD contrast.

(A) When the Vo-resistor is used.

Through the use of the Vo-resistor and the electronic volume function, V0 voltage can be controlled by commands only (without adding any external resistors). The V0 voltage can be calculated using the following

equations within the range of V0 < VOUT.

 $V_0 = (1 + Rb/Ra) \cdot V_{EV}$

 $VEV = (1-\alpha/200) \bullet VREG \text{ (Equation A-1)}$ VREG is the on-chip constant voltage as shown in Table 7 at Ta=25°C.

Table 7

| Model | VREG | Thermal Gradient |
|------------|------|------------------|
| SED15B1*** | 1.3V | –0.05%/°C |



Figure 9

 α is a value of the electronic volume, and can be set to one of 32-states by Electronic volume command setting the 5-bit data in the electronic volume register. Table 8 shows the value of α .

Table 8

| D4 | D3 | D2 | D1 | D0 | α |
|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
| | | : | | | : |
| | | : | | | : |
| 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

Rb/Ra is the V0-resistor ratio, and can be set to one of 7-states by V0-resistor ratio set command setting the 3bit data in the V0-resistor ratio register. Table 9 shows the value of (1+Rb/Ra) ratio (reference value).

| Та | b | e | 9 |
|----|---|----|---|
| ıa | N | e. | Э |

| | | | 1+Rb/Ra |
|----|----|----|--------------------------------|
| D3 | D2 | D1 | SED15B1 |
| 0 | 0 | 0 | 5.60 |
| 0 | 0 | 1 | 5.86 |
| 0 | 1 | 0 | 6.15 |
| 0 | 1 | 1 | 6.46 |
| 1 | 0 | 0 | 6.81 |
| 1 | 0 | 1 | 7.20 |
| 1 | 1 | 0 | 7.64 |
| 1 | 1 | 1 | External resistor can be used. |

Figure 10 shows V0 voltage measured by V0-resistor ratio and electronic voltage at Ta=25°C.



<Setup example>

When selection Ta= 25° C and V0=7V for SED15B1 series on which temperature gradient= $-0.05\%/^{\circ}$ C. Using Figure 10 and equation A-1, the following setup is enabled.

Table 10

| Commands | | Register | | | | | | |
|-----------------------|----|----------|----|----|----|----|----|----|
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Vo-resister ratio set | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

In this case, the variable range and the notch width of the V0 voltage is shown as Table 11, as dependent on the electronic volume.

Table 11

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|------------|------------------|-----------|-------------|
| Variable range Notch width | 6.44[α=31] | 7.05[α=15] 37 | 7.62[α=0] | [V] [mV] |

(B) When external resistors are used. (1)

(The V0-resistor is not used.)

The V0 voltage can also be set without using the V0-resistor by adding resistors Ra' and Rb' between VSS and VR, and between VR and V0, respectively. In this case, the electronic volume command makes it possible to adjust the contrast of the LCD by controlling V0 voltage. In the range where V0 < V0UT, the V0 voltage can be calculated using equation

B-1 based on the external resistors Ra' and Rb'.

```
V_0=(1+Rb'/Ra')\bullet VEV
V_{EV}=(1-\alpha/200)\bullet V_{REG} (Equation B-1)
```

VREG is the on-chip constant voltage as shown in Table 8 at Ta=25°C.



Figure 11

<Setup example>

When selection Ta=25°C and V0=11V for SED15B1 series on which temperature gradient=-0.05%/°C. The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0)=(1, 0, 0, 0, 0,), that is α =15. So, according to equation B-1 and VREG=1.3V, the Rb'/Ra' is shown as follows.

 $V_0 = (1 + Rb'/Ra') \bullet (1 - \alpha/200) \bullet V_{REG}$ 11V = (1 + Rb'/Ra') \ellow (1 - 15/200) \ellow 1.3V (Equation B-2)

Moreover, when the value of the current running through Ra' and Rb' is set to 5 μ A,

 $Ra'+Rb'=2.2M\Omega$ (Equation B-3)

Consequently, by equation B-2 and B-3,

Rb'+Ra'=8.15 Ra'=240kΩ Ra'=1960kΩ

In this case, the variable range and the notch width of the V₀ voltage is, as shown Table 12, as dependent on the electronic volume.

Table 12

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|-------------|------------------|-----------|-------------|
| Variable range Notch width | 10.01[α=31] | 11.0[α=15] 59 | 11.9[α=0] | [V] [mV] |

(C) When external resistors are used. (2)

(The Vo-resistor is not used.)

When the external resistors described above are used, adding a variable resistor as well make it possible to perform fine adjustments on Ra' and Rb', to set the V₀ voltage. In this case, the electronic volume function makes it possible to control the V₀ voltage by commands to adjust the LCD contrast. In the range where V₀<V₀UT the V₀ voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistors) and R3 settings, where R2 can be subjected to fine adjustments (Δ R2).

 $V_0 = \{1 + (R3 + R2 - \Delta R2)/(R1 + \Delta R2)\} \bullet V_{EV}$

={1+(R3+R2- Δ R2)/(R1+ Δ R2)} • (1- α /200) • VREG

[:: VEV= $(1-\alpha/200)$ •VREG] (Equation C-1)





<Setup example>

When selection Ta= 25° C and V0=5V to V0=9V (using R2) for SED15B1 series on which temperature gradient= $-0.05\%/^{\circ}$ C.

The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0)=(1, 0, 0, 0, 0, 0,), that is α =15. So, according to equation C-1 and VREG=1.3V, the R1, R2, R3, are shown as follows. (when Δ R2=0 Ω at V0=9V and Δ R2=R2 at V0=5V)

| $9V = \{1+(R3+R2)/R1\} \bullet (1-15/200) \bullet 1.3V$ | (Equation C-2) |
|---------------------------------------------------------|----------------|
| $5V = \{1+R3/(R1+R2)\} \bullet (1-15/200) \bullet 1.3V$ | (Equation C-3) |

Moreover, when the value of the current running through V0 and Vss is set to 5 µ A at V0=7V (central value),

 $R1+R2+R3=1.4M\Omega$ (Equation C-3)

With this, according to equation C-2, C-3 and C-4,

R1=187k Ω R2=150k Ω R3=1063k Ω

In this case, if V₀ is set to 7V as central value, $\Delta R2$ becomes 53k Ω And, the variable range and the notch width of the V₀ voltage is, as shown Table 13, as dependent on the electronic volume. ($\Delta R2=53k\Omega$)

Table 13

| Vo | Min. | Тур. | Max. | Units |
|-------------------------------|------------|-----------------|-----------|-------------|
| Variable range Notch width | 6.41[α=31] | 7.0[α=15] 37 | 7.58[α=0] | [V] [mV] |

* When the V0-resistor or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from VOUT when the Booster circuit is OFF.

* The VR terminal is enabled only when the V0-resistor is not used. When the V0-resistor is used, then the VR terminal is left open.

* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

Voltage Follower Circuit

The V0 voltage is divided to generate the V1, V2, V3 and V4 voltages by on-chip resistor circuit. And the V1, V2, V3 and V4 voltages are impedance-converted by voltage follower, and provide to LCD driver circuit. LCD bias ratio can be selected by LCD bias set command which is 1/7 bias or 1/9 bias for SED15B1 series.

Power supply turn off sequence

Onl<u>y SED15B1D0B</u> which is used as on-chip power supply LCD driver, has the faculty of VOUT shorts to VDD2 when the RES pin is LOW, and V0 shorts to Vss when the RES pin is LOW or reset command is issued. When the on-chip power supply is turned off, it is recommended to be the RES pin is LOW., for the purpose of the electric discharge on the LCD panel.

SED15B1D0B/SED15B1D2B which is used as external power supply LCD driver, don't have such a discharge faculty, so that VOUT and V0 need to short to Vss, when the external power supply turn off or power saver. See the section on the Command Description for details.

Reference Circuit Examples

Figure 13 ~ 18 shoes reference circuit examples.

- (1) When used all of the booster circuit, voltage regulator circuit and V/F circuit [SED15B1D0B]
- (1) Use the voltage regulator with V0-resistor (Example where VDD=VDD2, with 5 × boosting)



Figure 13

(2) Use the voltage regulator with external resistor (Example where VDD=VDD2, with 5 × boosting)





- (2) When used only the voltage regulator circuit and V/F circuit [SED15B1D1B]
- (1) Use the voltage regulator with V0-resistor



(2) Use the voltage regulator with external resistor





(3) When used only the V/F circuit [SED15B1D1B]



Figure 17

Figure 18

Example of shared reference settings When V0 can vary between 8 and 12V

| ltem | Set value | Units |
|------|-----------|-------|
| C1 | 1.0 ~ 4.7 | μF |
| | Figure 14 | |

* Because the VR terminal input impedance is high, use short leads and shield lines.

(4) When the on-chip power supply is not used [SED15B1D2B]

Reset Circuit

When $\overline{\text{RES}}$ pin goes low, or when Reset command is used, this LSI is initialized.

Initialized states :

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
 - Oscillation circuit is stopped.
 - The LCD power supply circuit is stopped.
 - Display OFF
 - Display all points ON
 - Segment/common driver outputs go to the Vss level.
- Display normal
- Page address=0H
- Column address=00H
- Display start line address=00H
- Segment driver direction = normal
- Common driver direction = normal
- · Read modify write OFF
- Power control register (D2, D1, D0) = (0, 0, 0)
- *1 This faculty is available only SED15B1D0B.
- *2 This faculty is not available by reset command, it is abailable only when hard reset : RES=LOW is active.

- V0-resistor ratio register (D2, D1, D0) = (0, 0, 0)• Electronic volume register (D4, D3, D2, D1, D0) =
- (1, 0, 0, 0, 0)
- LCD power supply bias ratio = 1/7 bias
- Test mode is released.
- V0 is shorted to Vss *1
- VOUT is shorted to VDD2 *1*2

When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text{RES}}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\text{RES}}$ pin is always required during power-on. If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the SED15B1 series does not use the on-chip LCD power supply circuit, RES pin must be HIGH when the external LCD power supply is turned on.

7. COMMANDS

The SED15B1 series identifies the data bus by a combination of A0, \overline{RD} (E), \overline{WR} (R/W) signals.

In the 8080-series MPU interface, the command is activated when a low pulse is input to \overline{RD} pin for reading and when a low pulse is input to WR pin for writing. In the 6800-series MPU interface, the SED15B1 series enters a read mode when a high level is input to R/W pin and a write mode when a low level is input to R/W pin, and the command is activated when a high pulse is input to E pin. Therefore, in the command explanation and command table, the 6800-series MPU interface is different from the 8080-series MPU interface in that \overline{RD} (E) becomes "1 (H)" in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7.

Taking the 8080-series MPU interface as an example, commands will be explained below.

Explanation of commands

Display ON/OFF

This command turns the display ON and OFF.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|---------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | Display OFF Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|----|----------------------------------------------------------------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal:DDRAM Data HIGH =LCD ON voltage Reverse:DDRAM Data LOW =LCD ON voltage |

Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|----------------------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 1 | Normal display mode Display all points ON |

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).

Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address (83H), page address incremented by +1 (refer to Figure 4). After the very last address (column = 83H, page = 8H), page address return to 0H.

Page address 8H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
|----|---------|-----------|----|----|----|----|------------------|-----------------------|-----------------------|-----------------------|---------------------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 0 0 0 | 0 0 : 1 0 | 0 0 1 1 0 | 0 1 0 1 0 | 0H 1H 2H : 7H 8H |

Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).

The column address is split into two sections (the upper 4-bits and lower 4-bits) when it is set (fundamentally, set continuously).

Each time the DDRAM is accessed, the column address automatically increments by +1, making it possible for the MPU to continuously access to the display data. After the last column address (83H) ,column address returns to 00H (refer to Figure 4).

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
|----|---------|-----------|----|-----------|----|--------|----------|----------|----------|----------|----------------------------------------|
| 0 | 1 | 0 | 0 | 0 | 0 | 1 0 | A7 A3 | A6 A2 | A5 A1 | A4 A0 | Upper bit address Lower bit address |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01H |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| | | | 4 | 0 | 0 | 0 | : | 0 | 4 | 0 | : |
| | | | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | δ2H |
| | | | | U | U | U | 0 | U | 1 | | 63H |

See the function explanation in "DDRAM and page/column address circuit", for detail.

Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).

If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.

See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
|----|---------|-----------|----|----|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|
| 0 | 1 | 0 | 0 | 1 | 0 0 0 | 0 0 0 | 0 0 0 | 0 0 0 | 0 0 1 | 0 1 0 | 00H 01H 02H |
| | | | | | 1 1 | 1 1 | : 1 1 | 1 1 | 1 1 | 0 1 | : 3EH 3FH |

Segment driver direction select

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|----|----|----|--------|-------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Normal Reverse |

Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
|----|---------|-----------|----|----|----|----|--------|----|----|----|-------------------|
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Normal Reverse |

*Disabled bit

Display data read

This command reads 8-bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|------|--------|----|----|----|
| 1 | 0 | 1 | | | | Read | l Data | | | |

Display data write

This command writes 8-bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|-------|------|----|----|----|
| 1 | 1 | 0 | | | | Write | Data | | | |

Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | E RD | R/₩ ₩R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages.

*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.



The sequence for cursor display

Figure 19

End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .



Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Mode |
|----|---------|-----------|----|----|----|----|----|--------|--------|--------|---------------------------------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 1 | | | Booster : OFF Booster : ON |
| | | | | | | | | | 0 1 | | Voltage regulator : OFF Voltage regulator : ON |
| | | | | | | | | | | 0 1 | Voltage follower : OFF Voltage follower : ON |

Vo-resistor ratio set

This command sets the internal resistor ratio "Rb/Ra" for the V0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra : Vo voltage |
|----|---------|-----------|----|----|----|----|----|----|----|----|---------------------------|
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SMALL LOW |
| | | | | | | | | 0 | 0 | 1 | |
| | | | | | | | | 0 | 1 | 0 | |
| | | | | | | | | 0 | 1 | 1 | \downarrow \downarrow |
| | | | | | | | | 1 | 0 | 0 | |
| | | | | | | | | 1 | 0 | 1 | |
| | | | | | | | | 1 | 1 | 0 | LARGE HIGH |
| | | | | | | | | 1 | 1 | 1 | External resistor mode |

Electronic volume

This command sets a value of electronic volume " α " for the V₀ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | α: | Vo voltage |
|----|---------|-----------|----|----|----|----|----|--------------|----|----|--------------|--------------|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | LOW |
| | | | | | | 0 | 0 | 0 | 0 | 1 | | |
| | | | | | | 0 | 0 | 0 | 1 | 0 | | |
| | | | | | | | | \downarrow | | | \downarrow | \downarrow |
| | | | | | | 1 | 1 | 1 | 1 | 0 | | |
| | | | | | | 1 | 1 | 1 | 1 | 1 | 0 | HIGH |

LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias SED15B1 |
|----|---------|-----------|----|----|----|----|----|----|----|--------|----------------------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | 1/9 bias 1/7 bias |

Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.



Figure 21

This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.

Reset

This LSI is in initialized by this command. And when SED15B1D0B is used, V0 is shorted to Vss. (Only when $\overline{\text{RES}}$ = LOW, VOUT is shorted to Vss. So VOUT is not shorted to Vss by this commands.) See the function explanation in "Reset circuit", for detail.

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

NOP

Non-operation command

| A0 | E RD | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|---------|-----------|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the $\overline{\text{RES}}$ pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | E RD | R/₩ ₩R | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----------|---------|-----------|----|----|----|----|------|---------|-----|----|
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |
| | | | | | | | * Di | isabled | bit | |

(Note):

The SED15B1 series chip maintain their operating modes ,but excessive external noise, etc., may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

Command Table

Table 14

| Code | | | | | | | | | | | | |
|-------------------------------------------|----|----|----|----|----|----|------------|--------|-------------|-------------|--------|------------------------------------------------------------------------------------------------------------------|
| Command | A0 | XR | XW | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function |
| Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 1 | LCD display 0:OFF, 1:ON |
| Display normal/reverce | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 1 | LCD display 0:normal, 1:reverce |
| Display all points ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | LCD display 0:normal display, 1:all points ON |
| Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | ado | dress | 6 | | Sets the DDRAM page address |
| Column address set Upper 4-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 1 | ado | dress | 6 | | Sets the DDRAM column address |
| Column address set Lower 4-bit address | 0 | 1 | 0 | 0 | 0 | 0 | 0 | ado | dress | 6 | | |
| Display start line address set | 0 | 1 | 0 | 0 | 1 | | ado | dress | 5 | | | Sets the DDRAM display start line address. |
| Segment driver directuin select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 1 | Sets the correspondence between the DDRAM column address and the SEG driver output. 0:normal, 1:reverse |
| Common driver direction select | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * | Sets the correspondence between the DDRAM line address and the COM driver output. 0:normal, 1:reverse |
| Display data read | 1 | 0 | 1 | | | Re | ad d | lata | | | | Reads from the DDRAM. |
| Display data write | 1 | 1 | 0 | | | Wr | ite d | ata | | | | Writes to the DDRAM. |
| Read modify write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Column address increment at write:+1, at read:0. |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases Read modify write mode. |
| Power control set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Op mo | erati de | ing | Sets the on-chip power supply circuit operating mode. |
| Vo-resistor ratio set | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Re: rati | sistc o | or | Sets the Vo-resistor ratio value. |
| Electronic volume | 0 | 1 | 0 | 1 | 0 | 0 | Ele val | ctroi | nic v | olun | ne | Sets the electronic volume value. |
| LCD bias set | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 1 | Sets the LCD drive voltage bias ratio. SED15B1 0:1/9bias, 1:1/7bias |
| Power saver | - | - | - | - | - | - | - | - | - | - | - | Compound command of Display OFF and Display all points ON |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | Non-operation |
| Test | 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * | IC test command. Do not use. |

(Note)*:disabled bit

8. COMMAND DESCRIPTION

Instruction Setup of SED15B1D0B : Reference

(1) Initialization



Notes: Refer to respective sections or paragraphs listed below

- *1: Description of Timing characteristics; Notes for Power on Sequence
- *2: Description of functional; Reset Circuit
- *3: Command Description; Display normal/reverse
- *4: Command Description; Segment driver direction select
- *5: Command Description; Common driver direction select
- *6: Command Description; LCD bias set
- *7: Description of functions; Power supply circuit & Command description; Vo-resistor ratio set
- *8: Description of functions; Power supply circuit & Command description; Electronic volume
- *9: Command Description; Power saver

*10: Description of functions; Power supply circuit & Command description; Power control set

(2) Data display



Notes: Reference items

- *11: Command Description; Display start line address set
- *12: Command Description; Page address set
- *13: Command Description; Column address set
- *14: Command Description; Display data write
- *15: Command Description; Display ON/OFF

(3) Power OFF *16



Notes: Reference items

*16: After turning OFF the internal power supply, turn OFF the power supply of this IC. (Function Description; Power supply circuit)

When the power of this IC is turned OFF with the internal power supply is held in the ON status, since the where the voltage is supplied, even though an only little, to on chip LCD drive circuit is still continued, it is featured to ill affect the display quality of the LCD panel. To avoid this, be sure to observe the power OFF sequence strictly.

- *17: Command Description; Power saver
- *18: It is recommended to be RES pin=LOW. Only if it is not possible to be RES pin=LOW, ase reset command.
- *19: Set the time tL from reset active to turning off the VDD2/VDD power, longer then the time tH when the potential of V0 ~ V4 becomes below the threshold voltage (approximately 1V) of the LCD panel. (tL > tH) If tL < tH, an irregular display may occur.

Refer to the < Reference Data > as below. When tH is too long, insert a resis for between V0 and VSS to reduce it.

<Reference Data>

Condition: VDD=VDD2=1.8V, Quintuple boosting, Boosting Capacitance 1 μ F,

Set the V₀ voltage to 8V

tH (μ s) is calculated the following equation.

- $tH = tH0 \times V0 + \Delta tH \times CL \times V0$
 - CL :The capacitance of LCD panel connected between V0 and Vss
 - tH0 :tH at the CL=0
 - Δ tH :tH when the V₀ drops 1V per the CL=1pF.

This is reference data, so it is needed to estimate a real LCD module since tH is depends on the VDD/VDD2 voltage and the capacitance of LCD panel.

(1) In case of $\overline{\text{RES}}$ pin=LOW



SED15B1D0B has the discharge faculty that is shorted VOUT to VDD2, when $\overline{\text{RES}}$ pin=LOW. As tH0=70(µs/V), Δ tH=0.079(µs/V/nF) by measurement, tH is calculated as follows, when V0=7V and CL=100pF. tH=tH0×V0+ Δ tH×CL×V0=70×7+0.079×100×7=545µs

(2) In case of reset command



VOUT is not shorted to VDD2 by reset command, so tH is longer than the case of $\overline{\text{RES}}$ pin=LOW. As tH0=175(μ s/V), Δ tH=0.23(μ s/V/nF) by measurement, tH is calculated as follows, when V0=7V and CL=100pF. tH=tH0×V0+ Δ tH×CL×V0=175×7+0.23×100×7=1386 μ s

(3) Refresh

It is recommended to turn on the refresh sequence regularly at specified interval.



Notes: Reference items

*20: Command description; Display ON/OFF

9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss = 0V.

Table 15

| Parameter | | Symbol | Conditions | Unit |
|--------------------------|--------------------|----------------|-----------------|------|
| Power supply voltage (1) | | Vdd | -0.3 to 7.0 | V |
| Power supply voltage (2) | | Vdd2 | -0.3 to 7.0 | V |
| | Double boosting | | -0.3 to 7.0 | |
| | Triple boosting | | -0.3 to 6.0 | |
| | Quadruple boosting | | -0.3 to 4.5 | |
| | Quintuple boosting | | -0.3 to 3.6 | |
| Power supply voltage (3) | | Vo, Vout | -0.3 to 18.0 | V |
| Power supply voltage (4) | | V1, V2, V3, V4 | -0.3 to Vo | V |
| Input voltage | | Vin | -0.3 to VDD+0.3 | V |
| Output voltage | | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature | | Topr | -40 to 85 | °C |
| Storage temperature | ТСР | TSTR | –55 to 100 | °C |
| | Bare chip | | -55 to 125 | |



Notes and Conditions

- 1. Voltage $V_0 \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_{SS}$ must always be satisfied.
- 2. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

10. ELECTRICAL CHARACTERISTICS

DC Characteristics

| Table 16 | | | Vss=0V, Vdi | o=3V±10%, 1 | Гa=−40 to | o 85°C unl∉ | ess othe | erwise noted |
|-------------------------|------------------------|--------|--------------------|-------------|-----------|-------------|----------|------------------|
| lte | em | Symbol | Condition | Min. | Тур. | Max. | Unit | Pin used |
| Power voltage(1) | Recommended operation | Vdd | (Relative to Vss) | 1.8 | _ | 3.6 | V | Vdd *1 |
| | Operational | | | 1.7 | _ | 5.5 | V | |
| Power voltage(2) | Recommended operation | VDD2 | (Relative to Vss) | 1.8 | _ | 3.6 | V | Vdd2 *1 |
| | Operational | | | 1.7 | _ | 5.5 | 1 | |
| | Booster circuit | | Double boosting | 3.0 | _ | 5.5 | | |
| | operatinal | | Triple boosting | 2.0 | _ | 5.0 | - | |
| | voltage | | Quadruple boosting | 1.7 | _ | 4.0 | | |
| | | | Quintuple boosting | 1.7 | _ | 3.0 | | |
| Voltage rec operatio | gulator nal voltage | Vout | (Relative to Vss) | 6.0 | - | 16.0 | V | Vout |
| Voltage fol | lower | Vo | | 4.5 | _ | 16.0 | | Vo *2 |
| operatio | operational voltage | | | 0.6×V0 | _ | V0 | V | V1,V2 |
| | | V3, V4 | | Vss | _ | 0.4×V0 | | V3,V4 |
| Reference | voltage | Vreg | Ta=25°C | 1.26 | 1.30 | 1.34 | V | *3 |
| High-level | input voltage | Viн | | 0.8×Vdd | - | Vdd | V | *4 |
| Low-level i | nput voltage | VIL | | Vss | - | 0.2×Vdd | V | |
| High-level | output voltage | Vон | Іон=-0.5mA | 0.8×Vdd | - | Vdd | V | *5 |
| Low-level of | output voltage | Vol | Iol=0.5mA | Vss | - | 0.2×Vdd | V | |
| Input leaka | ige current | L | | -1.0 | _ | -1.0 | μΑ | *6 |
| Output leal | kage current | Ilo | | -3.0 | _ | -3.0 | μA | *7 |
| LCD driver | ON resistance | Ron | V0=8V Ta=25°C | | 2.0 | 5.0 | KΩ | SEGn, COMn *8 |
| Static curre | ent ption | IDDQ | Ta=25°C | - | 0.01 | 5 | μΑ | Vdd, Vdd2 |
| | | Ιος | V0=16V Ta=25°C | - | 0.01 | 15 | μA | V5 |
| Input termi capacita | nal Ince | CIN | f =1MHz Ta=25°C | | 20 | 35 | pF | |
| Oscillation | frequency | fosc | Ta=25°C | 4.55 | 5.2 | 5.85 | kHz | *9 |

Relationship between oscillation frequency fosc and frame rate frequency fFR : $fFR = f_{osc}/65$ Relationship between external clock (CL) frequency fCL and frame rate frequency fFR : $fFR = f_{CL}/8/65$

Current consumption

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

| Table 17Dia | splay Pattern | OFF Ta=25°C | | | | | |
|-------------|---------------|-------------------------|------|------|------|------|-------|
| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
| SED15B1*** | lo(1) | VDD=VDD2=2.7V, V0=8.0V | - | 20 | 33 | μΑ | *10 |
| | | VDD=VDD2=2.7V, V0=11.0V | _ | 29 | 48 | | |

Table 18Display Pattern CheckerTa=25°C

| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|------------|--------|-------------------------|------|------|------|------|-------|
| SED15B1*** | lo(1) | VDD=VDD2=2.7V, V0=8.0V | _ | 24 | 40 | μΑ | *10 |
| | | VDD=VDD2=2.7V, V0=11.0V | - | 33 | 55 | | |

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.

Table 19Display Pattern OFFTa=25°C

| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|------------|-----------------|----------------------------------------------|------|------|------|------|-------|
| SED15B1*** | IDD+IDD2 (2) | VDD=VDD2=2.7V, V0=8.0V Triple boosting | _ | 75 | 125 | μA | *9 |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | - | 96 | 160 | | |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | _ | 119 | 198 | | |

Table 20Display Pattern CheckerTa=25°C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|------------|-----------------|----------------------------------------------|------|------|------|------|-------|
| SED15B1*** | IDD+IDD2 (2) | VDD=VDD2=2.7V, V0=8.0V Triple boosting | _ | 86 | 143 | μA | *9 |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | - | 110 | 183 | | |
| | | VDD=VDD2=2.7V, V0=8.0V Quadruple boosting | _ | 136 | 227 | | |

Table 21Power saver

Ta=25°C

| ltem | Symbol | Condition | Min. | Тур. | Max. | Unit | Notes |
|------------|--------|-----------------------|------|------|------|------|-------|
| SED15B1*** | Idd(2) | VDD=VDD2=1.7V to 3.6V | | 0.01 | 5 | μΑ | *9 |

Reference data

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Conditions : Internal power supply OFF. External supply in use. V0=8.0V, Display pattern : OFF, Ta=25°C



Conditions : Internal power supply OFF. External supply in use. V0=8.0V, Display pattern : Checker, Ta=25°C



Dynamic current consumption (2): During display, when the internal power supply circuit is ON.

```
Conditions : Internal power supply ON.
V0=8.0V, Display pattern : OFF, Ta=25°C
```



Figure 26

Conditions : Internal power supply ON. V0=8.0V, Display pattern : Checker, Ta=25°C



Figure 27

Dynamic current consumption (3) : During access and display (Checker pattern is constantly written at fCYC and displayed), when the on-chip power supply circuit is ON.



Figure 28

VDD, VDD2 and V0 (VOUT) operation voltage range

(1) SED15B1D0B

(1) VDD=VDD2

In the range of VDD=VDD2<3.2V, the maximum V0 voltage is determined by VOUT voltage of the quintuple boosting. It is necessary to keep VOUT > V0 for preventing irregular display. The voltage of |VOUT - V0| is determined by LCD panel, so it is recommended to check the actual LCD module and set them.







(2) SED15B1D1B

If VDD=VDD2, the operating range of VDD/VDD2 is $1.7V \le VDD=VDD2 \le 4.5V$. And if VDD<VDD2, the operating range of VDD/VDD2 is $1.7V \le VDD \le VDD2 \le 3.6V$

① Eternal voltage : VOUT

In this case, the relationship between VOUT and VDD/VDD2 is required as shown in Figure 31.







(3) SED15B1D2B
Eternal voltage: V0, V1 to V4
In this case, V0 operating range is same as Figure 32, and V0≥V1≥V2≥V3≥V4≥VSS is required.

- *1. Though the wide range of operating voltage is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage during being accessed from MPU.
 This VDD, VDD2 operational voltage range (1.7V to 5.5V) is in case of VDD=VDD2. If VDD≠VDD2, it becomes to be 1.7V≤VDD<VDD2≤3.6V.
- *2. VDD, VDD2 and V0 operating voltage range is shown in Figure.
- *3. VREG is internal constant voltage source for V0 voltage regulator circuit.
- *4. D7 (SI), D6 (SCL), D5 to D0, A0, CS, RES, RD (E), WR (R/W), C86, P/S and CL pins
- *5. D7 to D0 pins
- *6. A0, \overline{CS} , \overline{RES} , \overline{RD} (E), \overline{WE} (R/ \overline{W}), C86, P/S and CL pins
- *7. D7 (SI), D6 (SCL) and D5 to D0 pins
- *8. Resistance value when 0.1V is applied between the output pin SEGn or COMn and each power supply pin (V0, V1, V2, V3, V4, VSS). This is specified in the "Voltage follower operating voltage" range. RoN = $0.1V/\Delta I$ (ΔI : Current flowing when 0.1V is applied between that output pin and those power supply pin).
- *9. Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc.

Timing Characteristics

System Bus Read/Write Characteristics 1 (For the 8080-series MPU)



Figure 33

Table 22

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
|------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tAH8 | | 0 | - | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 160 | - | |
| Control LOW pulse width(WR) | WR | tCCLW | | 30 | - | |
| Control LOW pulse width(RD) | RD | tCCLR | | 70 | - | |
| Control HIGH pulse width(WR) | WR | tcchw | | 30 | - | |
| Control HIGH pulse width(RD) | RD | t CCHR | | 30 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 20 | _ | |
| Data hold time | | tDH8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | - | 70 | |
| Output disable time | | tOH8 | | 5 | 50 | |

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tAH8 | | 0 | - | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 260 | - | |
| Control LOW pulse width(WR) | WR | tCCLW | | 60 | - | |
| Control LOW pulse width(RD) | RD | tCCLR | | 120 | - | |
| Control HIGH pulse width(WR) | WR | tcchw | | 60 | - | |
| Control HIGH pulse width(RD) | RD | t CCHR | | 60 | - | |
| Data setup time | D7 to D0 | tDS8 | | 35 | _ | |
| Data hold time | | tdh8 | | 0 | — | |
| Access time | | tACC8 | CL=100pF | - | 120 | |
| Output disable time | | tон8 | | 10 | 100 | |

Table 23

Table 24

[VDD=1.7V to 2.7V, Ta=-40 to 85°C]

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|------------------------------|----------|---------------|-----------|------|------|-------|
| Address hold time | A0 | tah8 | | 0 | - | ns |
| Address setup time | | tAW8 | | 0 | - | |
| System cycle time | | tCYC8 | | 700 | - | |
| Control LOW pulse width(WR) | WR | tCCLW | | 120 | - | |
| Control LOW pulse width(RD) | RD | tCCLR | | 240 | - | |
| Control HIGH pulse width(WR) | WR | tcchw | | 120 | - | |
| Control HIGH pulse width(RD) | RD | t CCHR | | 120 | _ | |
| Data setup time | D7 to D0 | tDS8 | | 90 | - | |
| Data hold time | | tdh8 | | 0 | - | |
| Access time | | tACC8 | CL=100pF | - | 240 | |
| Output disable time | | toh8 | | 10 | 200 | |

*1. The input signal rise time and fall time (tr, tf) is specified at 10ns or less. When the system cycle time is extremely fast, it is specified by (tr, tf) \leq (tCYC8-tCCLW-tCCHW) or (tr, tf) \leq (tCYC8-tCCLR-tCCHR).

*2. Every timing is specified on the basis of 20% and 80% of VDD.

*3. tCCLW and tCCLR are specified by the overlap period in which $\overline{\text{CS}}$ is "0" and $\overline{\text{WR}}$, $\overline{\text{RD}}$ are "0".



System Bus Read/Write Characteristics 2 (For the 6800-series MPU)

Figure 34

Table 25

[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|---------------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | - | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | | | tCYC6 | | 160 | - | |
| Enable | Width | E | tewhw | | 30 | _ | |
| HIGH pulse width | Read | | t EWHR | | 70 | - | |
| Enable | Width | E | tewlw | | 30 | _ | |
| LOW pulse width | Read | | tewlr | | 30 | - | |
| Data setup time | | D7 to D0 | tDS6 | | 20 | _ | |
| Data hold time | | | tDH6 | | 0 | - | |
| Access time | | | tACC6 | CL=100pF | - | 70 | |
| Output disable time | | | toh6 | | 5 | 50 | |

SED15B1 Series

Table 26

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|--------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | - | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | | | tCYC6 | | 260 | - | |
| Enable | Width | E | tewhw | | 60 | _ | |
| HIGH pulse width | Read | | tewhr | | 120 | - | |
| Enable | Width | | tewlw | | 60 | _ | |
| LOW pulse width | Read | | tewlr | | 60 | - | |
| Data setup time | | D7 to D0 | tDS6 | | 35 | _ | |
| Data hold time | | | tDH6 | | 0 | - | |
| Access time | | - | tACC6 | CL=100pF | - | 120 | |
| Output disable time | | | tohe | | 10 | 100 | |

Table 27

[VDD=1.7V to 2.7V, Ta=-40 to 85°C]

| ltem | | Signal | Symbol | Condition | Min. | Max. | Units |
|---------------------|-------|----------|---------------|-----------|------|------|-------|
| Address hold time | | A0, | tAH6 | | 0 | - | ns |
| Address setup time | | WR | tAW6 | | 0 | - | |
| System cycle time | | | tCYC6 | | 700 | - | |
| Enable | Width | E | tewhw | | 120 | - | |
| HIGH pulse width | Read | | t EWHR | | 240 | - | |
| Enable | Width | | tewlw | | 120 | - | |
| LOW pulse width | Read | | t EWLR | | 120 | — | |
| Data setup time | | D7 to D0 | tDS6 | | 90 | _ | |
| Data hold time | | | tDH6 | | 0 | — | |
| Access time | | | tACC6 | CL=100pF | - | 240 | |
| Output disable time | | | tOH6 | | 10 | 200 | |

*1. The input signal rise time and fall time (tr, tf) is specified at 10ns or less. When the system cycle time is extremely fast, it is specified by (tr, tf) \leq (tCYC6-tEWHW-tEWLW) or (tr, tf) \leq (tCYC6-tEWHR-tEWLR).

*2. Every timing is specified on the basis of 20% and 80% of VDD.

*3. tEWHW and tEWHR are specified by the overlap period in which \overline{CS} is "0" and E is "1".

Serial interface



Figure 35

Table 28

VDD=4.5 to 5.5V, Ta=-40 to $85^{\circ}C$

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 40 | _ | ns |
| Serial clock HIGH pulse width | | tshw | | 15 | _ | |
| Serial clock LOW pulse width | | tslw | | 15 | _ | |
| Address setup time | A0 | tsas | | 10 | _ | |
| Address hold time | | t SAH | | 20 | _ | |
| Data setup time | SI | tsds | | 3 | _ | |
| Data hold time | | tSDH | | 3 | — | |
| CS serial clock time | CS | tcss | | 10 | _ | |
| | | tcsн | | 25 | _ | |

Table 29

VDD=2.7 to 4.5V, Ta=-40 to $85^{\circ}C$

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 70 | - | ns |
| Serial clock HIGH pulse width | | tshw | | 25 | _ | |
| Serial clock LOW pulse width | | tslw | | 25 | - | |
| Address setup time | A0 | tsas | | 20 | _ | |
| Address hold time | | t SAH | | 40 | - | |
| Data setup time | SI | tsds | | 5 | - | |
| Data hold time | | tSDH | | 5 | - | |
| CS serial clock time | CS | tcss | | 15 | _ | |
| | | tcsн | | 50 | - | |

SED15B1 Series

Table 30

VDD=1.7 to 2.7V, Ta=-40 to $85^{\circ}C$

| ltem | Signal | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|--------|--------------|-----------|------|------|-------|
| Serial clock cycle | SCL | tscyc | | 150 | _ | ns |
| Serial clock HIGH pulse width | | tshw | | 50 | _ | |
| Serial clock LOW pulse width | | tslw | | 50 | _ | |
| Address setup time | A0 | tsas | | 45 | _ | |
| Address hold time | | t SAH | | 90 | — | |
| Data setup time | SI | tsds | | 10 | _ | |
| Data hold time | | tSDH | | 10 | _ | |
| CS serial clock time | CS | tcss | | 50 | _ | |
| | | tcsн | | 100 | _ | |

Note : 1. The input Signal rise and fall times must be with in 10ns. 2. Every timing is specified on the basis of 20% and 80% of VDD.

Reset timing



Figure 36

| | | VDD=4.5 | to 5 | .5V, | Та=- | -40 | to | 85 | °C |
|--|--|---------|------|------|------|-----|----|----|----|
|--|--|---------|------|------|------|-----|----|----|----|

| Table 31 VDD=4.5 to 5.5V, Ta=-40 to 8 | | | | | | 40 to 85°C |
|-----------------------------------------------|--------|--------|-----------|------|------|------------|
| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| Reset time | | tR | | _ | 250 | ns |
| Reset LOW pulse width | RES | trw | | 250 | _ | |

Table 32

VDD=2.7 to 4.5V, Ta=-40 to 85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | - | 500 | ns |
| Reset LOW pulse width | RES | trw | | 500 | _ | |

Table 33

VDD=1.7 to 2.7V, Ta=-40 to 85°C

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
|-----------------------|--------|--------|-----------|------|------|-------|
| Reset time | | tR | | _ | 1000 | ns |
| Reset LOW pulse width | RES | trw | | 1000 | _ | |

Note : 1. The input Signal rise and fall times must be with in 10ns.

2. Every timing is specified on the basis of 20% and 80% of VDD.

Notes for Power on Sequence

It is preferable to turn on power supply VDD and VDD2 at the same time, but if VDD turn on after VDD2, then it is necessary that the below 3 conditions are satisfied.



Figure 37

- A. <u>t1</u> < 1ms, during this timing, all input pins are fixed to Vss.
 B. CS becomes HIGH simultaneously with VDD.
 C. t2 > 100ns (Reset is canceled after VDD2 and rise up).

11. THE MPU INTERFACE (REFERENCE EXAMPLES)

The SED15B1 series can directly be connected to the 80 system MPU and 68 series MPU. It can also be operated with a fewer signal lines by using the serial interface.

After the initialization using the RES pin, the respective input pins of the SED15B1 series need to controlled normally.

(1) 80 series MPU



Figure 39

(3) Using serial interface



12. NOTES

Please be advised on the following points in the use of this development specification.

1. This development specification is subject to change without previous notice.

2. This development specification does not guarantee or furnish the industrial property right not its execution.

Application examples in this development specification are intended to ensure your better understanding of the product. Thus the manufacturer shall not be liable for any trouble arising in your circuits from using such application example.

Numerical values provided in the property table of this manual are represented with their magnitude on the numerical line.

3. No part of this development specification may not be reproduced, copied or used for commercialpurpose without a written permission from the manufacturer.

In handling of semiconductor devices, your attention is required to following points.

[Precaution on light]

Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in malfunctioning of the ICs. To prevent such malfunctioning of the ICs mounted on the boards or products, make sure that:

(1) Your design and mounting layout done are so that the IC is not exposed to light in actual use.

(2) The IC is protected from light in the inspection process.

(3) The IC is protected from light in its front, rear and side faces.

[Precautions when installing the COG]

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, nonconformity may occur with the indications on the liquid crystal display.

Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

- 1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
- 2. Suppress the resistance connecting to the power supply pin of the driver chip.
- 3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTERS 1960 E. Grand Avenue El Segundo, CA 90245, U.S.A. Phone : +1-310-955-5300 Fax : +1-310-955-5400

SALES OFFICES

West

150 River Oaks Parkway San Jose, CA 95134, U.S.A. Phone : +1-408-922-0200 Fax : +1-408-922-0238

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A. Phone : +1-815-455-7630 Fax : +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A. Phone : +1-781-246-3600 Fax : +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A. Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS

Riesstrasse 15 80992 Munich, GERMANY Phone : +49- (0) 89-14005-0 Fax : +49- (0) 89-14005-110

SALES OFFICE

Altstadtstrasse 176 51379 Leverkusen, GERMANY Phone : +49- (0) 2171-5045-0 Fax : +49- (0) 2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND Phone : +44- (0) 1344-381700 Fax : +44- (0) 1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone : +33- (0) 1-64862350 Fax : +33- (0) 1-64862355

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan ChaoYang District, Beijing, CHINA Phone : 64106655 Fax : 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA Phone : 21-6485-5552 Fax : 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone : +852-2585-4600 Fax : +852-2827-4346 Telex : 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F, No. 287,Nanking East Road, Sec. 3 Taipei Phone : 02-2717-7360 Telex : 24444 EPSONTB

HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2 HsinChu 300 Phone : 03-573-9900 Fax : 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192 Phone : +65-337-7911 Fax : +65-334-2716

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone : 02-784-6027 Fax : 02-767-3677

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

Electronic Device Marketing Department IC Marketing & Engineering Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110



In pursuit of **"Saving" Technology**, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. Epson IS energy savings.

SED1500 Series

LCD driver with RAM

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ Electronic Devices Information on the EPSON WWW Server

http://www.epson.co.jp/device/