No parts of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export licence from teh Ministry of International Trade and Industry or other approval from another government agency.

## © Seiko Epson corporation 2000 All right reserved.

i8088 and i8086 are registered trademarks of Intel Corporation.
Z80 is registered trademark of Zilog Corporation.
V20 and V30 are registered trademarks of Nippon Electric Corporation.

## CONTENTS

Selection Guide

1. SED1510 Series
2. SED1520 Series
3. SED152A Series
4. SED1526 Series
5. SED1530 Series
6. SED1540 Series
7. SED1560 Series
8. SED1565 Series
9. SED1570 Series
10. SED1575 Series
11. SED157A Series
12. SED15A6 Series
13. SED15B1 Series

# SED1500 Series <br> Selection Guide 

LCD drivers with RAM for smalland medium-sized displays

Ultra-low power consumption and on-chip RAM make this series ideal for compact LCD-based equipment.

## SED1500 series




| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Segment | Common | Display RAM (bits) | Microprocessor interface | Frequency (KHz) | Package | Application/additional features |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED157ADob | 1.8-5.5 | 4.5-18.0 | 1/65 | 224 | 65 | 256×65 | 8-bit serial | 22 | Au bump chip |  |
| SED157ADab |  |  |  |  |  |  |  |  |  | Built-in temperature sensor circuit |
| SED157ADbb |  |  |  |  |  |  |  |  |  |  |
| SED157AT0A |  |  |  |  |  |  |  |  | TCP |  |
| SED1526D*A | 2.4-6.0 | Supply $\times 3$ voltage | $\begin{gathered} 1 / 8,1 / 9 \\ 1 / 16,1 / 17 \end{gathered}$ | 80 | 17 | $\begin{gathered} 80 \times 33 \\ \text { bits } \end{gathered}$ | 8-bit parallel or Serial | 20 | Al pad chip | Built-in power circuit for LCD (voltage tripler) SED1526*0* (Vreg) SED1526*E* (no VREG) SED1526*A* (redistribution of COMS) <br> SED1528*0* <br> (VREG) <br> SED1528*E* <br> (no Vreg) |
| SED1526D*B |  |  |  |  |  |  |  |  | Au bump chip |  |
| SED1526F*A |  |  |  |  |  |  |  |  | QFP5-128pin |  |
| SED1526T*A |  |  |  |  |  |  |  |  | TCP |  |
| SED1528D*A |  |  | 1/32, 1/33 | 64 | 33 |  |  |  | Al pad chip |  |
| SED1528D*B |  |  |  |  |  |  |  |  | Au bump chip |  |
| SED1528F*A |  |  |  |  |  |  |  |  | QFP5-128pin |  |
| SED1528T*A |  |  |  |  |  |  |  |  | TCP |  |
| SED1530Doa |  | 4.5-16.0 | 1/32, 1/33 | 100 | 33 |  |  |  | Al pad chip |  |
| SED1530DaA |  |  |  |  |  |  |  |  | Al pad chip |  |
| SED1530Dob |  |  |  |  |  |  |  |  | Au bump chip |  |
| SED1530Dab |  |  |  |  |  |  |  |  | Au bump chip |  |
| SED1530TAA |  |  |  |  |  |  |  |  | TCP | Built-in power circuit for LCD |
| SED1531D0A |  |  | 1/64, 1/65 | 132 | - |  |  |  | Al pad chip | SED153**0* |
| SED1531Dob |  |  |  |  |  |  |  |  | Au bump chip | (Common: Right side) |
| SED1531T0A |  |  |  |  |  |  |  | - | TCP | (Common: Both side) |
| SED1532DoA |  |  |  | 100 | 33 |  |  |  | Al pad chip | SED153**B* |
| SED1532Dba |  |  |  |  |  |  |  |  | Al pad chip | SED153**F* |
| SED1532Dob |  |  |  |  |  |  |  |  | Au bump chip | (no VREG) |
| SED1532DBA |  |  |  |  |  |  |  |  | Au bump chip |  |
| SED1532ToA |  |  |  |  |  |  |  |  | TCP |  |
| SED1532TBA |  |  |  |  |  |  |  |  | TCP |  |
| SED1535Dob* |  |  | 1/35 | 98 | 35 |  |  |  | Au bump chip |  |
| SED15A6Dob | 1.8-3.6 | 4.5-9.0 | 1/55 | 102 | 55 | $102 \times 65$ | 8-bit Serial | 35.2 | Au bump chip | Built-in voltage supply is only used |
| **SED15A6D1B |  |  |  |  |  |  |  |  | Au bump chip | Vo or Vout external supply voltage follower is used |
| ${ }^{* * S E D 15 A 6 D 2 B ~}$ |  |  |  |  |  |  |  |  | Au bump chip | External voltage supply is only used |
| **SED15A6T0* |  |  |  |  |  |  |  |  | TCP |  |
| SED15B1Dob | 1.7-5.5 | 4.5-16.0 | 1/65 | 132 | 65 | $132 \times 65$ | 8-bit serial | 5.2 | Au bump chip |  |

TCP: Tape Carrier Package
**: Being planned

## 1. SED1510 Series

## Contents

OVERVIEW ..... 1-1
FEATURES ..... 1-1
BLOCK DIAGRAM ..... 1-1
PAD LAYOUT AND COORDINATES ..... 1-2
PINOUT ..... 1-3
PIN DESCRIPTION ..... 1-3
FUNCTIONAL DESCRIPTION ..... 1-4
Command/Data Register ..... 1-4
Command Decoder ..... 1-4
Display Data Memory ..... 1-4
Address Counter ..... 1-5
Address Decoder ..... 1-5
Timing Generator ..... 1-5
Common Counter ..... 1-5
Segment and Common Drivers ..... 1-6
Commands ..... 1-7
Address Set ..... 1-7
Display ON ..... 1-7
Display OFF ..... 1-7
Display Start ..... 1-7
Memory Write ..... 1-7
Reset ..... 1-7
APPLICATION NOTE ..... 1-8
Supply Voltages ..... 1-8
SPECIFICATIONS ..... 1-9
Absolute Maximum Ratings ..... 1-9
DC Electrical Characteristics ..... 1-9
AC Electrical Characteristics ..... 1-10
Timing measurement ..... 1-11

## OVERVIEW

The SED1510Series is a segment driver IC for 1/4-duty LCD panels. It features $150 \mu \mathrm{~W}$ maximum power dissipation and a wide operating supply voltage range, making it ideal for use in battery-powered devices. The SED1510 series incorporates an LCD driving power circuit and allows simple configuration of the interface with a microcomputer, achieving a handy type unit at low cost.

## FEATURES

- 1/4-duty LCD segment driver
- $150 \mu \mathrm{~W}$ maximum power dissipation
- Serial data interface
- 128 bits of display data RAM
- On-chip oscillator
- LCD drive voltage generator
- Four common driver outputs
- 32 segment driver outputs
- 0.9 to 6.0 V supply for logic circuitry operation
- 1.8 to 6.0 V supply for LCD driver operation
- Series specification

SED1510 D0C : chip (Al pad)
SED1510 F0C : QFP12-48pin

BLOCK DIAGRAM


## PAD LAYOUT AND COORDINATES (SED1510Doc)



Sectional dimensions

Size of pad opening


Pad coordinates
Unit: $\mu \mathrm{m}$

| No. | Pin name | X coordinate | Y coordinate | No. | Pin name | X coordinate | Y coordinate |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | OSC1 | -898 | -1091 | 25 | SEG 8 | 898 | 1091 |
| 2 | OSC2 | -738 | -1091 | 26 | SEG 9 | 738 | 1091 |
| 3 | V1 | -578 | -1091 | 27 | SEG 10 | 578 | 1091 |
| 4 | V2 | -418 | -1091 | 28 | SEG 11 | 418 | 1091 |
| 5 | V3 | -258 | -1091 | 29 | SEG 12 | 258 | 1091 |
| 6 | VSS | -98 | -1091 | 30 | SEG 13 | 98 | 1091 |
| 7 | VDD | 63 | -1091 | 31 | SEG 14 | -63 | 1091 |
| 8 | CK | 223 | -1091 | 32 | SEG 15 | -223 | 1091 |
| 9 | SI | 383 | -1091 | 33 | SEG 16 | -383 | 1091 |
| 10 | CS | 543 | -1091 | 34 | SEG 17 | -543 | 1091 |
| 11 | C/D | 703 | -1091 | 35 | SEG 18 | -703 | 1091 |
| 12 | COMO | 863 | -1091 | 36 | SEG 19 | -863 | 1091 |
| 13 | COM1 | 1091 | -898 | 37 | SEG 20 | -1091 | 898 |
| 14 | COM2 | 1091 | -738 | 38 | SEG 21 | -1091 | 738 |
| 15 | COM3 | 1091 | -578 | 39 | SEG 22 | -1091 | 578 |
| 16 | VREG | 1091 | -418 | 40 | SEG 23 | -1091 | 418 |
| 17 | SEG 0 | 1091 | -258 | 41 | SEG 24 | -1091 | 258 |
| 18 | SEG 1 | 1091 | -98 | 42 | SEG 25 | -1091 | 98 |
| 19 | SEG 2 | 1091 | 63 | 43 | SEG 26 | -1091 | -63 |
| 20 | SEG 3 | 1091 | 224 | 44 | SEG 27 | -1091 | -223 |
| 21 | SEG 4 | 1091 | 383 | 45 | SEG 28 | -1091 | -383 |
| 22 | SEG 5 | 1091 | 543 | 46 | SEG 29 | -1091 | -543 |
| 23 | SEG 6 | 1091 | 703 | 47 | SEG 30 | -1091 | -703 |
| 24 | SEG 7 | 1091 | 863 | 48 | SEG 31 | -1091 | -863 |

Origin: Center of the chip Chip size: $2,500 \times 2,500$

## PINOUT (SED1510Foc)



| No. | Name | No. | Name | No. | Name |
| ---: | :---: | ---: | :---: | :---: | :---: |
| 1 | OSC1 | 17 | SEG0 | 33 | SEG16 |
| 2 | OSC2 | 18 | SEG1 | 34 | SEG17 |
| 3 | V $1 ~_{2}$ | 19 | SEG2 | 35 | SEG18 |
| 4 | V $_{2}$ | 20 | SEG3 | 36 | SEG19 |
| 5 | V $_{3}$ | 21 | SEG4 | 37 | SEG20 |
| 6 | Vss | 22 | SEG5 | 38 | SEG21 |
| 7 | VDD | 23 | SEG6 | 39 | SEG22 |
| 8 | CK | 24 | SEG7 | 40 | SEG23 |
| 9 | SI | 25 | SEG8 | 41 | SEG24 |
| 10 | CS | 26 | SEG9 | 42 | SEG25 |
| 11 | C/D | 27 | SEG10 | 43 | SEG26 |
| 12 | COM0 | 28 | SEG11 | 44 | SEG27 |
| 13 | COM1 | 29 | SEG12 | 45 | SEG28 |
| 14 | COM2 | 30 | SEG13 | 46 | SEG29 |
| 15 | COM3 | 31 | SEG14 | 47 | SEG30 |
| 16 | VREG | 32 | SEG15 | 48 | SEG31 |

## PIN DESCRIPTION

| Pin Name | I/O | Description | Q'ty |
| :---: | :---: | :---: | :---: |
| Vdd | Power supply | Plus power terminal. Common to the microcomputer power terminal Vcc. | 1 |
| Vss | Power supply | Minus power supply. <br> A OV terminal to be connected to the system GND. | 1 |
| $\begin{aligned} & \mathrm{V}_{1} \\ & \mathrm{~V}_{2} \end{aligned}$ | 0 | Power level monitor terminal for liquid crystal drive. The levels $\mathrm{V}_{1}=1 / 3 \times \mathrm{V}_{3}$ and $\mathrm{V}_{2}=2 / 3 \times \mathrm{V}_{3}$ are generated from the inside of SED1510Foc. | 2 |
| V3 | Power supply | Power terminal for liquid crystal drive. Potential relations: VDD > V3. | 1 |
| SI | 1 | Serial data input. <br> Input of display data and of commands to control operation of SED1510Foc. When display data is input, the relations between display data input and segment ON/OFF are as follows: <br> SI input "0" $\rightarrow$ OFF, SI input "1" $\rightarrow$ ON | 1 |
| CK | 1 | Shift clock input of serial data (SI input). <br> SI input data is read bit by bit in the serial register at the CK input leading edge. | 1 |
| $C / \bar{D}$ | I | Identification of SI input as data or command (in case of SED1510Foc only). The "L" level indicates data, and the "H" level does commands. | 1 |
| $\overline{\mathrm{CS}}$ | 1 | Chip select signal input (in case of SED1510Foc only). <br> When $\overline{\mathrm{CS}}$ input is changed from the " H " level to the " L " level, SED1510Foc can accept SI inputs. <br> The CK counter is set to the initial state when the $\overline{\mathrm{CS}}$ input is changed from the " H " level to the "L" level. | 1 |
| $\begin{aligned} & \text { OSC1 } \\ & \text { OSC2 } \end{aligned}$ | $\begin{aligned} & \text { I } \\ & 0 \end{aligned}$ | Oscillation resistance connection terminal | 2 |
| SEG0 to SEG31 | 0 | Segment signal for liquid crystal drive | 32 |
| COM0 to COM3 | 0 | Common signal for liquid crystal drive | 4 |
| Vreg | 0 | Test terminal. Keep it open. | 1 |

Total 48

## FUNCTIONAL DESCRIPTION

## Command/Data Register

$\diamond$ The command/data register consists of an 8-bit serial register and a 3-bit CK counter.
$\diamond$ When $\overline{\mathrm{CS}}$ input changes from the "H" level to the "L" level, SED1510 comes to accept SI inputs. Also, the CK counter is initialized when CS input changes from the "H" level to the "L" level. SED1510 always accepts SI inputs. When the built-in timing generator (CR oscillator) starts oscillating, the CK counter is initialized.
$\diamond$ The serial register takes in serial data D7, D6, ... D0 in this order from the SI terminal on the rising edge of the CK. At the same time, the CK counter starts counting the serial clock. The CK counter, when counting 8 on the serial clock, returns to the initial state.
$\diamond$ So, serial data is taken in to the serial register in 8 bits and is processed.
$\diamond$ When the CK counter counts 8 of shift clock input (CK input) (reads the input 8-bit serial data), the serial data taken in the command/data register is output to the display data memory (RAM) if the input serial data is a display data, or is output to the command decoder if it is a command data.
$\diamond$ SED1510 identifies input serial data (SI input) as display data or command data judging from $C / \overline{\mathrm{D}}$ input. It displays display data when C/D input is "L" level or command data when the input is " H " level.
$\diamond$ SED1510 reads and identifies $\mathrm{C} / \overline{\mathrm{D}}$ input at the timing on the rising edge of 8 xn of shift clock input (CK input) from the $\overline{\mathrm{CS}}=$ "L" level. $(\mathrm{n}=1,2,3, \ldots)$


## Command Decoder

$\diamond$ When the command/data register data specifies any command (when C/D input is " H " level when serial data is input), the command decoder takes in and decode the data of the command/data register to control SED1510F0C.

## Display Data Memory

The format of the $32 \times 4$-bit memory is shown in the following figure.


Each 8-bit display data byte loaded from the command/ data register is stored in two consecutive addresses as shown in the following figure. The upper four bits are stored at the location specified by the address counter, and the lower four bits, at the next location. The address counter is automatically incremented by two.

A single 4-bit word can be written to memory using the Data Memory Write command as shown in the following figure. The lower four bits are stored at the location specified by the address counter. The address counter is automatically incremented by one.

| 1 | 0 | 0 | X | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Address $=\mathrm{n}$

## Note

$\times=$ don't care
$\diamond$ The display data memory address is automatically incremented by 2 when a 8 -bit display data ( $C \overline{\mathrm{D}}=$ "L" level) is stored, or incremented by 1 when a 4-bit data is stored by the display data re-write command.
$\diamond$ After the display data is written in the RAM, the RAM address is held as shown below unless the address is reset:
After writing a 8-bit display data ...
the final write address is incremented by 2.
After rewriting a 4-bit display data ...
the final rewrite address is incremented by 1.
$\diamond$ Data in the display data memory synchronizes with the COM0 to COM3 signals and is output in 32 bits to the segment driver.
The relations of the display data memory, the segment terminal and common signal selection timing are as follows:


## Address Counter

$\diamond$ The address counter is a presettable type to give 5-bit addresses to the display data memory.
$\diamond$ In case of SED1510, any address can be set when the address set command is used.
$\diamond$ In case of SED1510, set addresses are automatically incremented by 2 when an 8 -bit display data is stored (C/ $\overline{\mathrm{D}}=$ "L" level), or incremented by 1 when a 4 -bit data is stored by the display data memory rewrite command.
$\diamond$ The address decoder, after counting Address 31, counts 0 at the next counting and repeats as follows:


## Address Decoder

The address decoder sets addresses 0 to 31 of the display data memory where the display data of address counter is written.

## Timing Generator

A low-power oscillator can be constructed using an external feedback resistor as shown in the following figure.


Alternatively, an 18 kHz external clock can be input on OSC1, and OSC2 left open, as shown in the following figure.


## Common Counter

The timing generator clock signal is frequency-divided by the common counter to generate both the common drive timing and the alternating frame timing.

## Segment and Common Drivers

The 32 segment drivers and the four common drivers are 4-level outputs that switch between VDD and the V1, V2 and V3 LCD driver voltage levels.
The output states are determined by the display data values and the common counter as shown in the following figure. The outputs are used to drive a $1 / 3$-bias, $1 / 4$ duty LCD panel.


## Commands

The SED1510Foc samples C/D on every eighth rising edge of CK. If C/D is HIGH, the command/data register contents are latched into the command decoder. The command decoder executes the following six commands.

## Address Set

Set the address counter to the value specified by D0 to D4.

| 0 | 0 | 0 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Addresses are incremented by 2 each time a display data (8-bit) is input. The relations between D4 to D0 and addresses are as follows:

| D4 | D3 | D2 | D1 | D0 | Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 1 | 1 | 3 |
|  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 28 |
| 1 | 1 | 1 | 0 | 1 | 29 |
| 1 | 1 | 1 | 1 | 0 | 30 |
| 1 | 1 | 1 | 1 | 1 | 31 |

## Display ON

Turn all LCD segments ON. The display memory data is not affected.

| 0 | 0 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: $x=$ don't care

## Display OFF

Turn all LCD segments OFF. The display memory data is not affected.

| 0 | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Display Start

Return to normal display mode. The display memory data is output to the display.

| 0 | 1 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: $\quad x=$ don't care

## Memory Write

Store the data D0 to D3 at the location specified by the address counter. The address counter is automatically incremented by one. The other display memory locations are not affected.

| 1 | 0 | 0 | $\times$ | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Data are allocated to each bit of the display data memory as follows:


Address $=\mathrm{n}$
Note: $\quad x=$ don't care

## Reset

Reset the SED1510Foc. The SED1510Foc then enters normal operating mode, and the display turns OFF.

| 1 | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note: $\times=$ don't care

Note: $\times=$ don't care

## APPLICATION NOTE

## Supply Voltages

In addition to VDD, there are three LCD supply voltages: $V_{1}, V_{2}$ and $V_{3}$. $V_{3}$ is supplied externally, whereas $V_{1}$ and V 2 are generated internally. $\mathrm{V}_{1}, \mathrm{~V}_{2}$ and $\mathrm{V}_{3}$ are given by the following equations.

$$
\begin{aligned}
& \mathrm{V}_{1}=\mathrm{VDD}-1 / 3 \mathrm{~V} L C D \\
& \mathrm{~V} 2=\mathrm{VDD}-2 / 3 \mathrm{~V} L C D \\
& \mathrm{~V} 3=\mathrm{VDD}-\mathrm{V} \text { LCD }
\end{aligned}
$$

where VLCD is the LCD drive voltage. The voltages must be such that
$\mathrm{VDD}_{\mathrm{D}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3}$
LCD supply voltage connections when the LCD drive supply is connected to VsS are shown in figure 1, and the connections when the drive supply is independent of Vss, in Figure 2.


Figure 1. LCD drive supply connected to Vss


Figure 2. LCD drive supply not connected to Vss

When there is a lot of distortion in the LCD drive waveforms, connect bleeder resistors as shown in the following figure.


## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V} s \mathrm{~s}$ | -7.0 to 0.3 | V |
| LCD supply voltage range | V 3 | -7.0 to 0.3 | V |
| Input voltage range | V I | $\mathrm{Vss}-0.3$ to 0.3 | V |
| Output voltage range | V 0 | $\mathrm{Vss}-0.3$ to 0.3 | V |
| Power dissipation | PD | 250 | mW |
| Operating temperature <br> range | Topg | -20 to 75 | deg.C |
| Storage temperature range | Tstg | -65 to 150 | deg.C |
| Soldering temperature <br> (10 sec at leads) | T sol | 260 | deg.C |
| Heat resistance |  | $400 \cdot 10$ | ${ }^{\circ} \mathrm{C} \cdot M i n$ |

Note: All voltages shown are specified on a
VDD $=0 \mathrm{~V}$ basis.

## DC Electrical Characteristics

VDD $=0 \mathrm{~V}$, Vss $=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$ unless otherwise noted

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Supply voltage | Vss |  | -6.0 | - | -0.9 | V |
| LCD supply voltages | V1 |  | - | $1 / 3 \times \mathrm{V} 3$ | - | V |
|  | V2 |  | - | $2 / 3 \times$ V 3 | - |  |
|  | V3 |  | -6.0 | - | -1.8 |  |
| Quiescent supply current | IDDQ | VSS $=-6.0 \mathrm{~V}, \mathrm{VIN}=\mathrm{V}_{\text {d }}$ | - | 0.05 | 1.0 | $\mu \mathrm{A}$ |
| Supply current | IDD1 | $\begin{aligned} & \text { Display mode, } \mathrm{Rf}=680 \mathrm{~K} \Omega \text {, } \\ & \text { Vss }=-5.0 \mathrm{~V} \end{aligned}$ | - | 20.0 | 30.0 | $\mu A$ |
|  | IdD2 | $\begin{aligned} & \text { Input mode, Vss }=-5.0 \mathrm{~V} \text {, } \\ & \text { fok }=200 \mathrm{kHz} \end{aligned}$ | - | 100 | 250 |  |
| LOW-level input voltage | VIL |  | Vss | - | 0.8 Vss | V |
| HIGH-level input voltage | VIH |  | 0.2 Vss | - | VDD | V |
| Input leakage current | ILI | $\mathrm{VSS} \leq \mathrm{VIN} \leq \mathrm{VDD}$ | - | 0.05 | 2.0 | $\mu \mathrm{A}$ |
| SEG0 to SEG31 and COM0 to COM3 LOW-level output voltage | VoL | $\mathrm{loL}=0.1 \mathrm{~mA}$ | - | - | Vss+ 0.4 | V |
| SEG0 to SEG31 and COM0 to COM3 HIGH-level output voltage | Vor | $1 \mathrm{OH}=-0.1 \mathrm{~mA}$ | -0.4 | - | - | V |
| Output leakage current | ILO | Vss $\leq$ Vout $\leq$ VDD | - | 0.05 | 5.0 | $\mu \mathrm{A}$ |
| Oscillator frequency | fosc | V SS $=-5.0 \mathrm{~V}, \mathrm{Rf}=680 \pm 2 \% \mathrm{k} \Omega$ | - | 18 | - | kHz |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}, \mathrm{Rt}=680 \pm 2 \% \mathrm{k} \Omega$ | - | 16 | - |  |
| Input terminal capacity | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 5.0 | 8.0 | pF |
| SEGO to SEG31 and COMO to COM3 ON resistance | Ron | $\begin{aligned} & \mathrm{V}_{3}=-5.0 \mathrm{~V}, \mathrm{I} \Delta \mathrm{VON} \mathrm{I}=0.1 \mathrm{~V}, \\ & \mathrm{Ta}=25 \operatorname{deg} \mathrm{C} \end{aligned}$ | - | 5.0 | 7.5 | $\mathrm{k} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{3}=-0.3 \mathrm{~V}, \mathrm{I} \Delta \mathrm{VON} \mathrm{I}=0.1 \mathrm{~V}, \\ & \mathrm{Ta}=25 \text { deg. } . \mathrm{C} \end{aligned}$ | - | 10.0 | 50. |  |

*1 The internal power impedance is not included in the LCD driver on resistance (RoN).

## AC Electrical Characteristics

VDD $=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| CK period | tcyc |  | 900 | - | - | ns |
| CK LOW-level pulsewidth | tPWL1 |  | 400 | - | - | ns |
| CK HIGH-level pulsewidth | tPWH1 |  | 400 | - | - | ns |
| SI to CK setup time | tDW1 |  | 100 | - | - | ns |
| CK to SI hold time | tDH1 |  | 200 | - | - | ns |
| $\overline{\overline{C S}}$ LOW-level puisewidth | tPWL2 | tPWL2 $\geq$ 8tCYC | 7200*1 | - | - | ns |
| $\overline{\mathrm{CS}}$ HIGH-level pulsewidth | tPWH2 |  | 400 | - | - | ns |
| $\overline{\mathrm{CS}}$ to CK setup time | tDW2 | Referenced to the rising edge of the first CK cycle. | 100 | - | - | ns |
| CK to $\overline{\mathrm{CS}}$ hold time | tDH2 | Referenced to the rising edge of the eighth CK cycle. | 200 | - | - | ns |
| $C / \bar{D}$ to CK setup time | tDW3 | Referenced to the rising edge of the eighth CK cycle. | 9 | - | - | $\mu \mathrm{S}$ |
| CK to C/D hold time | tDH3 | Referenced to the rising edge of the eighth CK cycle. | 1 | - | - | $\mu \mathrm{S}$ |
| Rise time | tr |  | - | - | 50 | ns |
| Fall time | tf |  | - | - | 50 | ns |

* $\quad$ tcyc $\times 8$

VDD $=0 \mathrm{~V}$, Vss $=-6.0$ to $-1.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition |  | Rating |  | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | tCYC |  | 10 | - |  |

[^0]

Timing measurement


## 2. SED1520 Series

## Contents

OVERVIEW ..... 2-1
FEATURES ..... 2-1
BLOCK DIAGRAM ..... 2-2
PACKAGE OUTLINE ..... 2-3
PAD ..... 2-4
Pad Arrangement ..... 2-4
PAD ARRANGEMENT ..... 2-5
PIN DESCRIPTION ..... 2-6
(1) Power Pins ..... 2-6
(2) System Bus Connection Pins ..... 2-6
(3) LCD Drive Circuit Signals ..... 2-7
BLOCK DESCRIPTION ..... 2-8
System Bus ..... 2-8
Display Start Line and Line Count Registers ..... 2-9
Column Address Counter ..... 2-9
Page Register ..... 2-9
Display Data RAM ..... 2-9
Common Timing Generator Circuit ..... 2-10
Display Data Latch Circuit ..... 2-10
LCD Driver Circuit ..... 2-10
Display Timing Generator ..... 2-10
Oscillator Circuit (SED1520*0A Only) ..... 2-11
Reset Circuit ..... 2-11
COMMANDS ..... 2-14
Summary ..... 2-14
Command Description ..... 2-15
SPECIFICATIONS ..... 2-20
Absolute Maximum Ratings ..... 2-20
Electrical Specifications ..... 2-20
APPLICATION NOTES ..... 2-26
MPU Interface Configuration ..... 2-26
LCD Drive Interface Configuration ..... 2-27
LCD Panel Wiring Example ..... 2-29
Package Dimensions ..... 2-30

## OVERVIEW

The SED1520 family of dot matrix LCD drivers are designed for the display of characters and graphics. The drivers generate LCD drive signals derived from bit mapped data stored in an internal RAM.
The drivers are available in two configurations
The SED1520 family drivers incorporate innovative circuit design strategies to achieve very low power dissipation at a wide range of operating voltages.
These features give the designer a flexible means of implementing small to medium size LCD displays for compact, low power systems.

- The SED1520 which is able to drive two lines of twelve characters each.
- The SED1521 which is able to drive 80 segments for extention.
- The SED1522 which is able to drive one line of thirteen characters each.


## FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- Many command set
- Total 80 (segment + common) drive sets
- Low power - $30 \mu \mathrm{~W}$ at 2 kHz external clock
- Wide range of supply voltages

VDD - Vss: -2.4 to -7.0 V
VDD - V5: - 3.5 to -13.0 V

- Low-power CMOS


## Line-up

| Product Name | Clock Frequency |  | Applicable Driver | Number of SEG Drivers | Number <br> of CMOS <br> Drivers | Duty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | On-Chip | External |  |  |  |  |
| SED1520*0* | 18 kHz | 18 kHz | SED1520*0*, SED1521*0* | 61 | 16 | 1/16, 1/32 |
| SED1521*0* | - | 18 kHz | SED1520*0*, SED1522*0* | 80 | 0 | 1/8 to 1/32 |
| SED1522*0* | 18 kHz | 18 kHz | SED1522*0*, SED1521*0* | 69 | 8 | 1/8, 1/16 |
| SED1520*A* | - | 2 kHz | SED1520*A*, SED1521*A* | 61 | 16 | 1/16, 1/32 |
| SED1521*A* | - | 2 kHz | SED1520*A*, SED1522*A* | 80 | 0 | 1/8 to $1 / 32$ |
| SED1522*A* | - | 2 kHz | SED1522*A*, SED1521*A* | 69 | 8 | 1/8, 1/16 |

- Package code (For example SED1520)

SED1520T
SED1520F**: PKG—— SED1520F*A (QFP5-100pin)
-SED1520F*C (QFP15-100pin)
SED1520D $* *:$ Chip _SED1520D $*$ A (Al-pad)

- SED1520D*B (Au-bump)


## BLOCK DIAGRAM

## An example of SED1520*AA:



## PACKAGE OUTLINE

## QFP5



## QFP15



Note: This is an example of SED1520F pin assignment. The modified pin names are given below.

| Product <br> Name | Pin/Pad Number |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{7 4}$ | $\mathbf{7 5}$ | $\mathbf{9 6}$ to 100, $\mathbf{1}$ to 11 | $\mathbf{9 3}$ | $\mathbf{9 4}$ | $\mathbf{9 5}$ |
| SED1520FoA | OSC1 | OSC2 | COM0 to COM15* | M/S | V4 | V1 |
| SED1521FoA | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |
| SED1522F0A | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 |
| SED1520FAA | CS | CL | COM0 to COM15* | M/S | V4 | V1 |
| SED1521FAA | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |
| SED1522FAA | CS | CL | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 |

SED1520: Common outputs COM0 to COM15 of the master LSI correspond to COM31 to COM16 of the slave LSI.
SED1522: Common outputs COM0 to COM15 of the master LSI correspond to COM15 to COM8 of the slave LSI.

## PAD

## Pad Arrangement

## Chip specifications of AL pad package

Chip size: $4.80 \times 7.04 \times 0.400 \mathrm{~mm}$
Pad pitch: $100 \times 100 \mu \mathrm{~m}$

## Chip specifications of gold bump package

Chip size: $\quad 4.80 \times 7.04 \times 0.525 \mathrm{~mm}$
Bump pitch: $199 \mu \mathrm{~m}$ (Min.)
Bump height: $22.5 \mu \mathrm{~m}$ (Typ.)
Bump size: $\quad 132 \times 111 \mu \mathrm{~m}( \pm 20 \mu \mathrm{~m})$ for mushroom model $116 \times 92 \mu \mathrm{~m}( \pm 4 \mu \mathrm{~m})$ for vertical model


Note: An example of SED1520DaA die numbers is given. These numbers are the same as the bump package.

## PAD ARRANGEMENT

An example of SED1520DA* pin names is given. The asterisk (*) can be A for AL pad package or B for gold bump package.

SED1520Dab Pad Center Coordinates

| Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y | Pad No. | Pin Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | COM5 | 159 | 6507 | 35 | SEG37 | 1302 | 159 | 69 | SEG3 | 4641 | 4148 |
| 2 | COM6 | 159 | 6308 | 36 | SEG36 | 1502 | 159 | 70 | SEG2 | 4641 | 4347 |
| 3 | COM7 | 159 | 6108 | 37 | SEG35 | 1701 | 159 | 71 | SEG1 | 4641 | 4547 |
| 4 | COM8 | 159 | 5909 | 38 | SEG34 | 1901 | 159 | 72 | SEGO | 4641 | 4789 |
| 5 | COM9 | 159 | 5709 | 39 | SEG33 | 2100 | 159 | 73 | A0 | 4641 | 5048 |
| 6 | COM10 | 159 | 5510 | 40 | SEG32 | 2300 | 159 | 74 | CS | 4641 | 5247 |
| 7 | COM11 | 159 | 5310 | 41 | SEG31 | 2499 | 159 | 75 | CL | 4641 | 5447 |
| 8 | COM12 | 159 | 5111 | 42 | SEG30 | 2699 | 159 | 76 | E (RD) | 4641 | 5646 |
| 9 | COM13 | 159 | 4911 | 43 | SEG29 | 2898 | 159 | 77 | R/W (WR) | 4641 | 5846 |
| 10 | COM14 | 159 | 4712 | 44 | SEG28 | 3098 | 159 | 78 | Vss | 4641 | 6107 |
| 11 | COM15 | 159 | 4512 | 45 | SEG27 | 3297 | 159 | 79 | DB0 | 4641 | 6307 |
| 12 | SEG60 | 159 | 4169 | 46 | SEG26 | 3497 | 159 | 80 | DB1 | 4641 | 6506 |
| 13 | SEG59 | 159 | 3969 | 47 | SEG25 | 3696 | 159 | 81 | DB2 | 4295 | 6884 |
| 14 | SEG58 | 159 | 3770 | 48 | SEG24 | 3896 | 159 | 82 | DB3 | 4095 | 6884 |
| 15 | SEG57 | 159 | 3570 | 49 | SEG23 | 4095 | 159 | 83 | DB4 | 3896 | 6884 |
| 16 | SEG56 | 159 | 3371 | 50 | SEG22 | 4295 | 159 | 84 | DB5 | 3696 | 6884 |
| 17 | SEG55 | 159 | 3075 | 51 | SEG21 | 4641 | 482 | 85 | DB6 | 3497 | 6884 |
| 18 | SEG54 | 159 | 2876 | 52 | SEG20 | 4641 | 681 | 86 | DB7 | 3297 | 6884 |
| 19 | SEG53 | 159 | 2676 | 53 | SEG19 | 4641 | 881 | 87 | VDD | 3098 | 6884 |
| 20 | SEG52 | 159 | 2477 | 54 | SEG18 | 4641 | 1080 | 88 | RES | 2898 | 6884 |
| 21 | SEG51 | 159 | 2277 | 55 | SEG17 | 4641 | 1280 | 89 | FR | 2699 | 6884 |
| 22 | SEG50 | 159 | 2078 | 56 | SEG16 | 4641 | 1479 | 90 | $V_{5}$ | 2499 | 6884 |
| 23 | SEG49 | 159 | 1878 | 57 | SEG15 | 4641 | 1679 | 91 | V3 | 2300 | 6884 |
| 24 | SEG48 | 159 | 1679 | 58 | SEG14 | 4641 | 1878 | 92 | V2 | 2100 | 6884 |
| 25 | SEG47 | 159 | 1479 | 59 | SEG13 | 4641 | 2078 | 93 | M/S | 1901 | 6884 |
| 26 | SEG46 | 159 | 1280 | 60 | SEG12 | 4641 | 2277 | 94 | V4 | 1701 | 6884 |
| 27 | SEG45 | 159 | 1080 | 61 | SEG11 | 4641 | 2477 | 95 | $V_{1}$ | 1502 | 6884 |
| 28 | SEG44 | 159 | 881 | 62 | SEG10 | 4641 | 2676 | 96 | COM0 | 1302 | 6884 |
| 29 | SEG43 | 159 | 681 | 63 | SEG9 | 4641 | 2876 | 97 | COM1 | 1103 | 6884 |
| 30 | SEG42 | 159 | 482 | 64 | SEG8 | 4641 | 3075 | 98 | COM2 | 903 | 6884 |
| 31 | SEG41 | 504 | 159 | 65 | SEG7 | 4641 | 3275 | 99 | COM3 | 704 | 6884 |
| 32 | SEG40 | 704 | 159 | 66 | SEG6 | 4641 | 3474 | 100 | COM4 | 504 | 6884 |
| 33 | SEG39 | 903 | 159 | 67 | SEG5 | 4641 | 3674 |  |  |  |  |
| 34 | SEG38 | 1103 | 159 | 68 | SEG4 | 4641 | 3948 |  |  |  |  |

The other SED1520 series packages have the different pin names as shown.

| Package/Pad No. | 74 | 75 | 96 to 100, 1 to 11 | 93 | 94 | 95 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1520D0* | OSC1 | OSC2 | COM0 to COM15 * | M/S | V4 | $\mathrm{V}_{1}$ |
| SED1522D0* | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | $\mathrm{V}_{1}$ |
| SED1522DA* | OSC1 | OSC2 | COM0 to 7, SEG68 to 61 | M/S | V4 | V1 |
| SED1521喏 | CS | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |
| SED1521DA* | $\overline{\text { CS }}$ | CL | SEG76 to SEG61 | SEG79 | SEG78 | SEG77 |

## PIN DESCRIPTION

## (1) Power Pins

| Name | Description |
| :---: | :--- |
| $\mathrm{VDD}^{2}$ | Connected to the +5 Vdc power. Common to the Vcc MPU power pin. |
| VSS | 0 Vdc pin connected to the system ground. |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}, \mathrm{~V}_{5}$ | Multi-level power supplies for LCD driving. The voltage determined for each liquid <br> crystal cell is divided by resistance or it is converted in impedance by the op amp, <br> and supplied. These voltages must satisfy the following: <br> $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5}$ |

(2) System Bus Connection Pins

| D7 to D0 | Three-state I/O. <br> The 8-bit bidirectional data buses to be connected to the 8- or 16 -bit standard MPU data buses. |
| :---: | :---: |
| A0 | Input. <br> Usually connected to the low-order bit of the MPU address bus and used to identify the data or a command. <br> $\mathrm{A} 0=0$ : D 0 to D 7 are display control data. <br> $A 0=1$ : $D 0$ to $D 7$ are display data. |
| $\overline{R E S}$ | Input. <br> When the $\overline{\operatorname{RES}}$ signal goes $\checkmark\ulcorner$ the 68 -series MPU is initialized, and when it goes $\_\longleftarrow$, the 80 -series MPU is initialized. The system is reset during edge sense of the RES signal. The interface type to the 68 -series or 80 -series MPU is selected by the level input as follows: <br> High level: 68-series MPU interface <br> Low level: 80 -series MPU interface |
| $\overline{\text { CS }}$ | Input. Active low. Effective for an external clock operation model only. An address bus signal is usually decoded by use of chip select signal, and it is entered. If the system has a built-in oscillator, this is used as an input pin to the oscillator amp and an Rf oscillator resistor is connected to it. In such case, the RD, $\overline{W R}$ and E signals must be ORed with the $\overline{\mathrm{CS}}$ signals and entered. |
| $E(\overline{\mathrm{RD}})$ | - If the 68-series MPU is connected: Input. Active high. Used as an enable clock input of the 68 -series MPU. <br> - If the 80 -series MPU is connected: Input. Active low. The $\overline{\mathrm{RD}}$ signal of the 80 -series MPU is entered in this pin. When this signal is kept low, the SED1520 data bus is in the output status. |
| R/W ( $\overline{\mathrm{WR}}$ ) | - If the 68-series MPU is connected: Input. Used as an input pin of read control signals (if R/W is high) or write control signals (if low). <br> - If the 80 -series MPU is connected: Input. Active low. The WR signal of the 80 -series MPU is entered in this pin. A signal on the data bus is fetched at the rising edge of WR signal. |

## (3) LCD Drive Circuit Signals

| Name | Description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL | Input. Effective for an external clock operation model only. <br> This is a display data latch signal to count up the line counter and common counter at each signal falling and rising edges. If the system has a built-in oscillator, this is used as an output pin of the oscillator amp and an Rf oscillator resistor is connected to it. |  |  |  |  |  |
| FR | Input/output. <br> This is an I/P pin of LCD AC signals, and connected to the M terminal of common driver. <br> I/O selection <br> - Common oscillator built-in model: <br> Output if $M / S$ is 1 ; <br> Input if $M / S$ is 0 . <br> - Dedicate segment model: <br> Input |  |  |  |  |  |
| SEGn | Output. <br> The output pin for $\mathrm{V}_{5}$ is selected by <br> FR <br> Data <br> Outp | CD co e com <br> al <br> level | nn (segm ation of $\qquad$ | ent) driving. A single splay RAM contents | vel of nd R | $\mathrm{V}_{2}, \mathrm{~V}_{3}$ and al. |
| COMn | Output. <br> The output pin for is selected by th slave LSI has th <br> FR s <br> Coun <br> Outp | CD co ombin everse <br> al <br> output <br> level | non (low) of com mmon $\qquad$ $\qquad$ | driving. A single lev mon counter output tput scan sequence <br> 1 <br> 0 <br> 0 $\square$ 1 | of VDD RF si n the $\square$ | $\mathrm{V}_{4}$ and $\mathrm{V}_{5}$ <br> . The ter LSI. |
| M/S | Input. <br> The master or slave LSI operation select pin for the SED1520 or SED1522. Connected to VDD (to select the master LSI operation mode) or Vss (to select the slave LSI operation mode). <br> When this M/S pin is set, the functions of FR, COM0 to COM15, OSC1 ( $\overline{\mathrm{CS}}$ ), and OSC2 (CL) pins are changed. |  |  |  |  |  |
|  | SED1520F0A | M/S | FR | COM output | OSC1 | OSC2 |
|  |  | VDD | Output | COM0 to COM15 | Input | Output |
|  | SED1522F0A | Vss | Input | COM31 to COM16 | NC | Input |
|  |  | VDD | Output | COM0 to COM7 | Input | Output |
|  |  | Vss | Input | COM15 to COM8 | NC | Input |
|  | * The slave driver has the reverse common output scan sequence than the master driver. |  |  |  |  |  |

## BLOCK DESCRIPTION

## System Bus

## MPU interface

1. Selecting an interface type

The SED1520 series transfers data via 8-bit bidirectional data buses (D0 to D7). As its Reset pin has the MPU interface select function, the 80 -series MPU or the 68 -series MPU can directly be connected to the MPU bus by the selection of high or low $\overline{\text { RES }}$ signal
level after reset (see Table 1).
When the $\overline{\mathrm{CS}}$ signal is high, the SED1520 series is disconnected from the MPU bus and set to stand by. However, the reset signal is entered regardless of the internal setup status.

Table 1

| $\overline{\text { RES }}$ signal input level | MPU type | A0 | E | R/W | CS | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\square\ulcorner$ Active | 68 -series | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
| $\square$ Active | 80 -series | $\uparrow$ | $\overline{R D}$ | $\overline{W R}$ | $\uparrow$ | $\uparrow$ |

## Data transfer

The SED1520 and SED1521 drivers use the A0, E (or $\overline{\mathrm{RD}}$ ) and $\mathrm{R} / \overline{\mathrm{W}}$ (or $\overline{\mathrm{WR}}$ ) signals to transfer data between the system MPU and internal registers. The combinations used are given in the table blow.
In order to match the timing requirements of the MPU with those of the display data RAM and control registers all data is latched into and out of the driver. This introduces a one cycle delay between a read request for data and the data arriving. For example when the MPU
executes a read cycle to access display RAM the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.
This means that a dummy read cycle has to be executed at the start of every series of reads. See Figure 1.
No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.

| Common | $\mathbf{6 8} \mathbf{~ M P U}$ | $\mathbf{8 0} \mathbf{~ M P U}$ |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0} \mathbf{0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\mathbf{R D}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Read display data |
| 1 | 0 | 1 | 0 | Write display data |
| 0 | 1 | 0 | 1 | Read status |
| 0 | 0 | 1 | 0 | Write to internal register (command) |



Figure 1 Bus Buffer Delay

## Busy flag

When the Busy flag is logical 1, the SED1520 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

## Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command. See section 3.
The contents of the display start line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data, in display data RAM, being transferred to the segment driver circuits.

## Column Address Counter

The column address counter is a 7-bit presettable counter that supplies the column address for MPU access to the display data RAM. See Figure 2. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

## Page Register

The page resiter is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 2. The contents of the page register are set by the Set Page Register command.

## Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 2.

## Common Timing Generator Circuit

Generates common timing signals and FR frame signals from the CL basic clock. The $1 / 16$ or $1 / 32$ duty (for SED1520) or $1 / 8$ or $1 / 16$ duty (for SED1522) can be selected by the Duty Select command. If the $1 / 32$ duty is selected for the SED1520 and $1 / 16$ duty is selected for the SED1522, the $1 / 32$ and $1 / 16$ duties are provided by two chips consisting of the master and slave chips in the common multi-chip mode.

SED1520


SED1522


## Display Data Latch Circuit

This latch stores one line of display data for use by the LCD driver interface circuitry. The output of this latch is controlled by the Display ON/OFF and Static Drive ON/OFF commands.

## LCD Driver Circuit

The LCD driver circuitry generates the 80 4-level signals used to drive the LCD panel, using output from the display data latch and the common timing generator circuitry.

## Display Timing Generator

This circuit generates the internal display timing signal using the basic clock, CL, and the frame signals, FR. FR is used to generate the dual frame AC-drive waveform (type B drive) and to lock the line counter and common timing generator to the system frame rate. CL is used to lock the line counter to the system line scan rate. If a system uses both SED1520s or SED1522 and SED1521s they must have the same CL frequency rating.

## Oscillator Circuit (SED1520*0A Only)

A low power-consumption CR oscillator for adjusting the oscillation frequency using Rf oscillation resistor only. This circuit generates a display timing signal. Some of SED1520 and SED1522 series models have a built-in oscillator and others use an external clock. This difference must be checked before use.
Connect the Rf oscillation resistor as follows. To suppress the built-in oscillator circuit and drive the MPU using an external clock, enter the clock having the same phase as the OSC2 of mater chip into OSC2 of the slave chip.

- MPU having a built-in oscillator

*1 If the parasitic capacitance of this section increases, the oscillation frequency may shift to the lower frequency. Therefore, the Rf oscillation frequency must be reduced below the specified level.
*2 A CMOS buffer is required if the oscillation circuit is connected to two or more slave MPU chips.
- MPU driven with an external clock



## Reset Circuit

Detects a rising or falling edge of an $\overline{\mathrm{RES}}$ input and initializes the MPU during power-on.

- Initialization status

1. Display is off.
2. Display start line register is set to line 1 .
3. Static drive is turned off.
4. Column address counter is set to address 0 .
5. Page address register is set to page 3 .
6. $1 / 32$ duty (SED 1520 ) or $1 / 16$ duty (SED 1522 ) is selected.
7. Forward ADC is selected (ADC command D 0 is 1 and ADC status flag is 1 ).
8. Read-modify-write is turned off.

The input signal level at $\overline{\mathrm{RES}}$ pin is sensed, and an MPU interface mode is selected as shown on Table 1. For the 80 -series MPU, the $\overline{\text { RES }}$ input is passed through the inverter and the active high reset signal must be entered. For the 68 -series MPU, the active low reset signal must be entered.
As shown for the MPU interface (reference example), the RES pin must be connected to the Reset pin and reset at the same time as the MPU initialization. If the MPU is not initialized by the use of $\overline{\operatorname{RES}}$ pin during power-on, an unrecoverable MPU failure may occur.
When the Reset command is issued, initialization


Figure 2 Display Data RAM Addressing

1/5 bias, $1 / 16$ duty $1 / 6$ bias, $1 / 32$ duty



Figure 4 LCD drive waveforms example

## COMMANDS

## Summary

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |  |
| Display On/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. 1: ON, 0: OFF |
| Display start line | 0 | 1 | 0 | 1 | 1 | 0 | Display start address (0 to 31) |  |  |  |  | Specifies RAM line corresponding to top line of display. |
| Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page (0 to 3) |  | Sets display RAM page in page address register. |
| Set column (segment) address | 0 | 1 | 0 | 0 | Column address (0 to 79) |  |  |  |  |  |  | Sets display RAM column address in column address register. |
| Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | Reads the following status: |
| Write display data | 1 | 1 | 0 |  |  |  | Write da |  |  |  |  | Writes data from data bus into display RAM. |
| Read display data | 1 | 0 | 1 |  |  |  | Read da |  |  |  |  | Reads data from display RAM onto data bus. |
| Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: CW output, 1: CCW output |
| Static drive ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. <br> 1: Static drive, 0: Normal driving |
| Select duty | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0/1 | Selets LCD duty cycle $\text { 1: 1/32, 0: } 1 / 16$ |
| Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-modify-write ON |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-modify-write OFF |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software reset |

## Command Description

Table 3 is the command table. The SED1520 series identifies a data bus using a combination of A0 and R/W ( $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}})$ signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

## Display ON/OFF

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

AEH, AFH
This command turns the display on and off.

- $\mathrm{D}=1$ : Display ON
- $\mathrm{D}=0$ : Display OFF


## Display Start Line

This command specifies the line address shown in Figure 3 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| Ao | $\overline{\mathrm{RD}}$ | $\begin{aligned} & \mathrm{R} / \bar{W} \\ & \mathrm{WR} \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | А3 | A2 | A1 | Ao | COH to DFH |

This command loads the display start line register.

| $\mathrm{A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | Line Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 31 |

See Figure 2.

## Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |
| B8H to BBH |  |  |  |  |  |  |  |  |  |  |

This command loads the page address register.

| $A_{1}$ | $A_{0}$ | Page |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

See Figure 2.

## Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80 , and the page address is not changed continuously.

| $\mathrm{A}_{0}$ | RD | $\frac{\mathrm{R} / \mathrm{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | $\mathrm{D}_{4}$ | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |

00 H to 4 FH
This command loads the column address register.

| A6 | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | A0 | Column Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

## Read Status

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command $I / O$ register $(\mathrm{A} 0=0)$ yields system status information.

- The busy bit indicates whether the driver will accept a command or not.

Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.
Busy $=0$ : The driver will accept a new command.

- The ADC bit indicates the way column addresses are assigned to segment drivers.

ADC=1: Normal. Column address $n \rightarrow$ segment driver $n$.
ADC=0: Inverted. Column address 79-u $\rightarrow$ segment driver u.

- The ON/OFF bit indicates the current status of the display.

It is the inverse of the polarity of the display ON/OFF command.
ON/OFF=1: Display OFF
ON/OFF=0: Display ON

- The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode. RESET=1: Currently executing reset command.
RESET $=0$ : Normal operation
Write Display Data

| A0 | RD | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

Writes 8 -bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

## Read Display Data

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\frac{\mathrm{R} \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.
After loading a new address into the column address register one dummy read is required before valid data is obtained.

## Select ADC

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

$\mathrm{AOH}, \mathrm{A} 1 \mathrm{H}$

This command selects the relationship between display data RAM column addresses and segment drivers.
$\mathrm{D}=1:$ SEG0 $\leftarrow$ column address $4 \mathrm{FH}, \ldots$ (inverted)
$\mathrm{D}=0:$ SEG0 $\leftarrow$ column address $00 \mathrm{H}, \ldots$ (normal)
This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 2 for a table of segments and column addresses for the two values of D.

## Static Drive ON/OFF

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |
| A | $\mathrm{A} 4 \mathrm{H}, \mathrm{A} 5 \mathrm{H}$ |  |  |  |  |  |  |  |  |  |

Forces display on and all common outputs to be selected.
$\mathrm{D}=1$ : Static drive on
$D=0$ : Static drive off

## Select Duty

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D |

A8H, A9H

This command sets the duty cycle of the LCD drive and is only valid for the SED1520F and SED1522F. It is invalid for the SED1521F which performs passive operation. The duty cycle of the SED1521F is determined by the externally generated FR signal.
SED1520

SED1522
$\mathrm{D}=1: \quad 1 / 32$ duty cycle $\quad 1 / 16$ duty cycle
$\mathrm{D}=0$ : $\quad 1 / 16$ duty cycle $\quad 1 / 8$ duty cycle
When using the SED1520F0A, SED1522F0A (having a built-in oscillator) and the SED1521F0A continuously, set the duty as follows:

|  |  | SED1521F0A |
| :---: | :---: | :---: |
| SED1520F0A | $1 / 32$ | $1 / 32$ |
|  | $1 / 16$ | $1 / 16$ |
| SED1522F0A | $1 / 16$ | $1 / 32$ |
|  | $1 / 8$ | $1 / 16$ |

## Read-Modify-Write

| $A_{0}$ | $\overline{R D}$ | $\frac{R}{W} / \bar{W}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

This command defeats column address register auto-increment after data reads. The current conetents of the column address register are saved. This mode remains active until an End command is received.

- Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.


End

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.


## Reset

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\frac{\mathrm{R} \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

This command clears

- the display start line register.
- and set page address register to 3 page.

It does not affect the contents of the display data RAM.
When the power supply is turned on, a Reset signal is entered in the $\overline{\operatorname{RES}}$ pin. The Reset command cannot be used instead of this Reset signal.

## Power Save (Combination command)

The Power Save mode is selected if the static drive is turned ON when the display is OFF. The current consumption can be reduced to almost the static current level. In the Power Save mode:
(a) The LCD drive is stopped, and the segment and common driver outputs are set to the VDD level.
(b) The external oscillation clock input is inhibited, and the OSC2 is set to the floating mode.
(c) The display and operation modes are kept.

The Power Save mode is released when the display is turned ON or when the static drive is turned OFF. If the LCD drive voltage is supplied from an external resistance divider circuit, the current passing through this resistor must be cut by the Power Save signal.


If the LCD drive power is generated by resistance division, the resistance and capacitance are determined by the LCD panel size. After the panel size has been determined, reduce the resistance to the level where the display quality is not affected and reduce the power consumption using the divider resistor.

## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -8.0 to +0.3 | V |
| Supply voltage (2) | $\mathrm{V}_{5}$ | -16.5 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{1}, \mathrm{~V}_{4}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ | V 5 to +0.3 | V |
| Input voltage | VIN | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Power dissipation | PD | 250 | mW |
| Operating temperature | Topr | -40 to +85 | deg. C |
| Storage temperature | Tstg | -65 to +150 | deg. C |
| Soldering temperature time at lead | Tsol | 260,10 | deg. C, sec |

Notes: 1. All voltages are specified relative to VDD $=0 \mathrm{~V}$.
2. The following relation must be always hold $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$
3. Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced by the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

## Electrical Specifications

## DC Characteristics

$\mathrm{Ta}=-20$ to $75 \mathrm{deg} . \mathrm{C}, \mathrm{VDD}=0 \mathrm{~V}$ unless stated otherwise

| Parameter |  | Symbol | Condition |  | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Operating voltage (1) See note 1. | Recommended |  | Vss |  |  | -5.5 | -5.0 | -4.5 | V | Vss |
|  | Allowable |  |  |  | -7.0 | - | -2.4 |  |  |  |
| Operating voltage (2) | Recommended | V5 |  |  | -13.0 | - | -3.5 | V | V5 <br> See note 10. |  |
|  | Allowable |  |  |  | -13.0 | - | - |  |  |  |
|  | Allowable | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  |  | $0.6 \times \mathrm{V}_{5}$ | - | VDD | V | $\mathrm{V}_{1}$, V2 |  |
|  | Allowable | $\mathrm{V}_{3}$, V4 |  |  | V5 | - | $0.4 \times \mathrm{V}_{5}$ | V | $V_{3}, V_{4}$ |  |
| High-level input voltage |  | VIHT |  |  | Vss+2.0 | - | VdD | V | See note 2 \& 3 . |  |
|  |  | VIHC |  |  | $0.2 \times$ Vss | - | VDD |  |  |  |
|  |  | VIHT | $\mathrm{V} s=-3 \mathrm{~V}$ |  | $0.2 \times$ Vss | - | VDD |  | See note 2 \& 3. |  |
|  |  | VIHC | $\mathrm{Vss}=-3 \mathrm{~V}$ |  | $0.2 \times$ Vss | - | VDD |  |  |  |
| Low-level input voltage |  | VILT |  |  | Vss |  | Vss+0.8 |  | See note 2 \& 3 . |  |
|  |  | VILC |  |  | Vss |  | $0.8 \times$ Vss |  |  |  |
|  |  | VILT | $\mathrm{Vss}=-3 \mathrm{~V}$ |  | Vss |  | $0.85 \times$ Vss |  | See note 2 \& 3. |  |
|  |  | VILC | $\mathrm{Vss}=-3 \mathrm{~V}$ |  | Vss |  | $0.8 \times$ Vss |  |  |  |
| High-level output voltage |  | VOHT | $\mathrm{IOH}=-3.0 \mathrm{n}$ |  | Vss+2.4 | - | - | V | OSC2 <br> See note 4 \& 5 . |  |
|  |  | VoHC1 | $\mathrm{OH}=-2.0 \mathrm{~m}$ |  | Vss+2.4 | - | - |  |  |  |
|  |  | VонC2 | $\mathrm{OHH}=-120$ |  | $0.2 \times \mathrm{Vss}$ | - | - |  |  |  |
|  |  | VOHT | $\mathrm{Vss}=-3 \mathrm{~V}$ | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $0.2 \times$ Vss |  |  | V | See note $4 \& 5$. OSC2 |  |
|  |  | VohC1 | Vss $=-3 \mathrm{~V}$ | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $0.2 \times$ Vss |  |  |  |  |  |
|  |  | VOHC2 | Vss $=-3 \mathrm{~V}$ | $1 \mathrm{OH}=-50 \mu \mathrm{~A}$ | $0.2 \times \mathrm{Vss}$ |  |  |  |  |  |

## DC Characteristics (Cont'd)

$\mathrm{Ta}=-20$ to $75 \mathrm{deg} . \mathrm{C}, \mathrm{VDD}=0 \mathrm{~V}$ unless stated otherwise

| Parameter | Symbol | Condition |  | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Low-level output voltage | Volt | $10 \mathrm{~L}=3.0 \mathrm{~mA}$ |  | - | - | Vss+0.4 | V | OSC2 <br> See note 4 \& 5 . |
|  | Volct | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |  | - | - | Vss+0.4 |  |  |
|  | Volc2 | $\mathrm{lOL}=120 \mu \mathrm{~A}$ |  | - | - | $0.8 \times$ Vss |  |  |
|  | Volt | $\mathrm{V} s=-3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | $0.8 \times$ Vss | V | See note $4 \& 5$.OSC2 |
|  | Volct | $\mathrm{V} s=-3 \mathrm{~V}$ | $\mathrm{IOL}=2 \mathrm{~mA}$ |  |  | $0.8 \times$ Vss |  |  |
|  | Volc2 | $\mathrm{V} s=-3 \mathrm{~V}$ | $\mathrm{lOL}=50 \mu \mathrm{~A}$ |  |  | $0.8 \times$ Vss |  |  |
| Input leakage current | ILI |  |  | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | See note 6. |
| Output leakage current | ILO |  |  | -3.0 | - | 3.0 | $\mu \mathrm{A}$ | See note 7. |
| LCD driver ON resistance | Ron | Ta $=25 \mathrm{deg} . \mathrm{C}$ | $\mathrm{V} 5=-5.0 \mathrm{~V}$ | - | 5.0 | 7.5 | $k \Omega$ | SEGO to 79, COMO to 15, See note 11 |
|  |  |  | $\mathrm{V}_{5}=-3.5 \mathrm{~V}$ | - | 10.0 | 50.0 |  |  |
| Static current dissipation | IDDQ | $\overline{C S}=C L=V D D$ |  | - | 0.05 | 1.0 | $\mu \mathrm{A}$ | VDD |
| Dynamic current dissipation | IDD (1) | During display$V_{5}=-5.0 \mathrm{~V}$ | $\mathrm{fCL}=2 \mathrm{kHz}$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ | VDD <br> See note 12, <br> 13 \& 14. |
|  |  |  | $\mathrm{Rt}=1 \mathrm{M} \Omega$ | - | 9.5 | 15.0 |  |  |
|  |  |  | $\mathrm{fCL}=18 \mathrm{kHz}$ | - | 5.0 | 10.0 |  |  |
|  |  | During display <br> $\mathrm{V}_{5}=-5 \mathrm{~V}$ <br> Vss $=-3 \mathrm{~V}$ | $\mathrm{fCL}=2 \mathrm{kHz}$ |  | 1.5 | 4.5 | $\mu \mathrm{A}$ | VDD <br> See note 12 \& 13 |
|  |  |  | $\mathrm{Rf}=1 \mathrm{M} \Omega$ |  | 6.0 | 12.0 |  |  |
|  |  | During access teyc $=200 \mathrm{kHz}$ |  | - | 300 | 500 | $\mu A$ | See note 8. |
|  | IDD (2) | $\mathrm{Vss}=-3 \mathrm{~V}$, <br> During access toyc $=200 \mathrm{kHz}$ |  |  | 150 | 300 |  |  |
| Input pin capacitance | CiN | $\mathrm{Ta}=25$ deg. $\mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | - | 5.0 | 8.0 | pF | All input pins |
| Oscillation frequency | fosc | $\begin{aligned} & \mathrm{Rf}=1.0 \mathrm{M} \Omega \pm 2 \%, \\ & \mathrm{Vss}=-5.0 \mathrm{~V} \\ & \mathrm{Rf}=1.0 \mathrm{M} \Omega \pm 2 \%, \\ & \mathrm{Vss}=-3.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 11 \end{aligned}$ | $\begin{aligned} & 18 \\ & 16 \end{aligned}$ | $\begin{aligned} & 21 \\ & 21 \end{aligned}$ | kHz | See note 9. |
| Reset time | tR |  |  | 1.0 | - |  | $\mu \mathrm{S}$ | $\overline{\text { RES }}$ <br> See note 15 |

Notes: 1. Operation over the specified voltage range is guaranteed, except where the supply voltage changes suddenly during CPU access.
2. A0, D0 to D7, E (or $\overline{\mathrm{RD}}$ ), R/ $\overline{\mathrm{W}}($ or $\overline{\mathrm{WR}}$ ) and $\overline{\mathrm{CS}}$
3. CL, FR, M/ $\bar{S}$ and $\overline{\operatorname{RES}}$
4. D0 to D7
5. FR
6. A0, E (or $\overline{\mathrm{RD}}$ ), $\mathrm{R} / \overline{\mathrm{W}}$ ( or $\overline{\mathrm{WR}}$ ), $\overline{\mathrm{CS}}, \mathrm{CL}, \mathrm{M} / \overline{\mathrm{S}}$ and $\overline{\mathrm{RES}}$
7. When D0 to D7 and FR are high impedance.
8. During continual write acess at a frequency of tcyc. Current consumption during access is effectively proportional to the access frequency.
9. See figure below for details
10. See figure below for details
11. For a voltage differential of 0.1 V between input $(\mathrm{V} 1, \ldots, \mathrm{~V} 4)$ and output (COM, SEG) pins. All voltages within specified operating voltage range.
12. SED1520 * A $*$ and SED $1521 *_{\mathrm{A}} *$ and SED $1522 *_{\mathrm{A}} *$ only. Does not include transient currents due to stray and panel capacitances.
13. SED $1520 *_{0} *$ and SED1522 $*_{0} *$ only. Does not include transient currents due to stray and panel capacitances.
14. SED $1521 *_{0} *$ only. Does not include transient currents due to stray and panel capacitances.
15. tR (Reset time) represents the time from the RES signal edge to the completion of reset of the internal circuit. Therefore, the SED1520 series enters the normal operation status after this tR.

Relationship between fosc, ffr and Rf, and operating bounds on Vss and V5
*9 - Relationship between oscillation frequency, frames and Rf
(SED1520F0A), (SED1522F0A)


Figure 5 (a)


Figure 5 (b)

- Relationship between external clocks (fCL) and frames (SED1520FAA), (SED1522FAA)


Figure 5 (c)
*10 • Operating voltage range of Vss and V5 systems


Figure 6

## AC Characteristics

- MPU Bus Read/Write I (80-family MPU)

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ unless stated otherwise

| Parameter | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Address hold time | tAH8 |  | 10 | - | ns | A0, $\overline{C S}$ |
| Address setup time | taw8 |  | 20 | - | ns |  |
| System cycle time | tcyc8 |  | 1000 | - | ns | $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ |
| Control pulsewidth | tcc |  | 200 | - | ns |  |
| Data setup time | tDS8 |  | 80 | - | ns | D0 to D7 |
| Data hold time | tDH8 |  | 10 | - | ns |  |
| $\overline{\mathrm{RD}}$ access time | taccs | $\mathrm{CL}=100 \mathrm{pF}$ | - | 90 | ns |  |
| Output disable time | tCH8 |  | 10 | 60 | ns |  |
| Rise and fall time | tr, tf | - | - | 15 | ns | - |

$\left(\right.$ Vss $=-2.7$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Address hold time | tAH8 | - | 20 | - | ns | A0, $\overline{C S}$ |
| Address setup time | taw8 |  | 40 | - | ns |  |
| System cycle time | tcyc8 | - | 2000 | - | ns | $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ |
| Control pulse width | tcc |  | 400 | - | ns |  |
| Data setup time | tDS8 | - | 160 | - | ns | D0 to D7 |
| Data hold time | tDH8 |  | 20 | - | ns |  |
| RD access time | tACC8 | $C L=100 \mathrm{pF}$ | - | 180 | ns |  |
| Output disable time | tCH8 |  | 20 | 120 | ns |  |
| Rise and fall time | tr, tf | - | - | 15 | ns | - |

## SED1520 Series

- MPU Bus Read/Write II (68-family MPU)

$\mathrm{Ta}=-20$ to $75 \mathrm{deg} . \mathrm{C}, \mathrm{VSS}=-5 \mathrm{~V} \pm 10$ unless stated otherwise

| Parameter |  | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Max. |  |  |
| System cycle time |  |  | tCYC6 |  | 1000 | - | ns | $A 0, \overline{C S}, R / \bar{W}$ |
| Address setup time |  | taw6 |  | 20 | - | ns |  |  |
| Address hold time |  | tAH6 |  | 10 | - | ns |  |  |
| Data setup time |  | tDS6 |  | 80 | - | ns | D0 to D7 |  |
| Data hold time |  | tDH6 |  | 10 | - | ns |  |  |
| Output disable time |  | toh6 | $C L=100 \mathrm{pF}$ | 10 | 60 | ns |  |  |
| Access time |  | tACC6 |  | - | 90 | ns |  |  |
| Enable pulsewidth | Read | tew |  | 100 | - | ns | E |  |
|  | Write |  |  | 80 | - | ns |  |  |
| Rise and fall time |  | tr, tf | - | - | 15 | ns | - |  |

$\left(\right.$ Vss $=-2.7$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $\left.+75^{\circ} \mathrm{C}\right)$

| Parameter |  | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Max. |  |  |
| System cycle time ${ }^{\text {+1 }}$ |  |  | tcyc6 | - | 2000 | - | ns | A0, $\overline{C S}, \mathrm{R} / \mathrm{W}$ |
| Address setup time |  | taw6 | - | 40 | - | ns |  |  |
| Address hold time |  | tAH6 |  | 20 | - | ns |  |  |
| Data setup time |  | tDS6 | - | 160 | - | ns | D0 to D7 |  |
| Data hold time |  | tDH6 |  | 20 | - | ns |  |  |
| Output disable time |  | toh6 | $C L=100 \mathrm{pF}$ | 20 | 120 | ns |  |  |
|  |  | tacce |  | - | 180 | ns |  |  |
| Enable pulse width | Read | tEW | - | 200 | - | ns | E |  |
|  | Write |  |  | 160 | - | ns |  |  |
| Rise and fall time |  | tr, $\mathrm{tf}^{\text {f }}$ | - | - | 15 | ns | - |  |

Notes: 1. tCYC6 is the cycle time of $\overline{\mathrm{CS}} . \mathrm{E}=\mathrm{H}$, not the cycle time of E .

- Display Control Signal Timing



## Input

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{VsS}=-5.0 \mathrm{~V} \pm 10 \%$ unless stated otherwise

| Parameter | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Low-level pulsewidth | tWLCL |  | 35 | - | - | $\mu \mathrm{s}$ |  |
| High-level pulsewidth | twHCL |  | 35 | - | - | $\mu \mathrm{s}$ | CL |
| Rise time | tr |  | - | 30 | 150 | ns |  |
| Fall time | tf |  | - | 30 | 150 | ns |  |
| FR delay time | tDFR |  | -2.0 | 0.2 | 2.0 | $\mu \mathrm{~s}$ | FR |

Vss $=-2.7$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Low-level pulse width | tWLCL | - | 70 | - | - | $\mu \mathrm{s}$ |  |
| High-level pulse width | twHCL | - | 70 | - | - | $\mu \mathrm{s}$ | CL |
| Rise time | tr | - | - | 60 | 300 | ns |  |
| Fall time | tf | - | - | 60 | 300 | ns |  |
| FR delay time | tDFR | - | -4.0 | 0.4 | 4.0 | $\mu \mathrm{~s}$ | FR |

Note: The listed input tDFR applies to the SED1520 and SED1521 and SED1522 in slave mode.

## Output

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ unless stated otherwise

| Parameter | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| FR delay time | tDFR | $\mathrm{CL}=100 \mathrm{pF}$ | - | 0.2 | 0.4 | $\mu \mathrm{~s}$ | FR |

VSS $=-2.7$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| FR delay time | tDFR | $\mathrm{CL}=100 \mathrm{pF}$ | - | 0.4 | 0.8 | $\mu \mathrm{~S}$ | FR |

Notes: 1. The listed output tDFR applies to the SED1520 and SED1522 in master mode.

## APPLICATION NOTES

## MPU Interface Configuration

## 80 Family MPU



## LCD Drive Interface Configuration

SED1520F0A-SED1520F0A
SED1522F0A-SED1522F0A


## SED1520FaA-SED1520FaA

SED1522FAA-SED1522FAA


## SED1520FoA <br> SED1522FoA )-SED1521F0A (See note 1)



## SED1520FAA-SED1521FAA



Notes: 1. The duty cycle of the slave must be the same as that for the master.
2. If a system has two or more slave drivers a CMOS buffer will be required.

## LCD Panel Wiring Example (The full-dot LCD panel displays a character in $6 \times 8$ dots.)

1/16 duty:

- 10 characters $\times 2$ lines



## 1/16 duty:

- 23 characters $\times 2$ lines


1/32 duty:

- 33 characters $\times 4$ lines

* The SED1521F can be omitted (the $32 \times 122$-dot display mode is selected).

Note: A combination of AB or AA type chip (that uses internal clocks) and 0B or 0A type chip (that uses external clocks) is NOT allowed.

## Package Dimensions

- Plastic QFP5-100 pin

Dimensions: inches (mm)


- Plastic QFP15-100 pin




## 3. SED152A Series

## Contents

OVERVIEW ..... 3-1
FEATURES ..... 3-1
BLOCK DIAGRAM ..... 3-2
PAD ..... 3-3
Pad Arrangement ..... 3-3
PAD ARRANGEMENT ..... 3-4
PIN DESCRIPTION ..... 3-5
(1) Power Pins ..... 3-5
(2) System Bus Connection Pins ..... 3-5
(3) LCD Drive Circuit Signals ..... 3-6
BLOCK DESCRIPTION ..... 3-7
System Bus ..... 3-7
Display Start Line and Line Count Registers ..... 3-8
Column Address Counter ..... 3-8
Page Register ..... 3-8
Display Data RAM ..... 3-8
Display Timing Generation Circuit ..... 3-10
Display Data Latch Circuit ..... 3-10
Liquid Crystal Drive Circuit ..... 3-10
Reset Circuit ..... 3-10
Status in Initial Setting ..... 3-10
COMMANDS ..... 3-12
Summary ..... 3-12
Command Description ..... 3-12
SPECIFICATIONS ..... 3-18
Absolute Maximum Ratings ..... 3-18
Electrical Specifications ..... 3-18
CONNECTION EXAMPLE ..... 3-24
MPU Interface ..... 3-24

## OVERVIEW

The SED152A family of dot matrix LCD drivers are designed for the display of characters and graphics. The drivers generate LCD drive signals derived from bit mapped data stored in an internal RAM.
The SED1520 family drivers incorporate innovative circuit design strategies to achieve very low power dissipation at a wide range of operating voltages.

## FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- $32 \times 80$ bit RAM
- Many command set
- Total 80 (segment + common) drive sets
- Low power - $30 \mu \mathrm{~W}$ at 2 kHz external clock
- Wide range of supply voltages

VDD - Vss: 2.4 V to 6.0 V
VC5 - Vss: 3.5 V to 6.0 V

- Low-power CMOS
- Al-pad chip


## BLOCK DIAGRAM



## PAD

## Pad Arrangement

Chip specifications of AL pad package
Chip size: $4.80 \times 7.04 \times 0.400 \mathrm{~mm}$
Pad pitch: $100 \times 100 \mu \mathrm{~m}$


## PAD ARRANGEMENT

SED152AD Pad Center Coordinates

| Pad <br> No. | Pin <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | SEG71 | 159 | 6507 |
| 2 | SEG70 | 159 | 6308 |
| 3 | SEG69 | 159 | 6108 |
| 4 | SEG68 | 159 | 5909 |
| 5 | SEG67 | 159 | 5709 |
| 6 | SEG66 | 159 | 5510 |
| 7 | SEG65 | 159 | 5310 |
| 8 | SEG64 | 159 | 5111 |
| 9 | SEG63 | 159 | 4911 |
| 10 | SEG62 | 159 | 4712 |
| 11 | SEG61 | 159 | 4512 |
| 12 | SEG60 | 159 | 4169 |
| 13 | SEG59 | 159 | 3969 |
| 14 | SEG58 | 159 | 3770 |
| 15 | SEG57 | 159 | 3570 |
| 16 | SEG56 | 159 | 3371 |
| 17 | SEG55 | 159 | 3075 |
| 18 | SEG54 | 159 | 2876 |
| 19 | SEG53 | 159 | 2676 |
| 20 | SEG52 | 159 | 2477 |
| 21 | SEG51 | 159 | 2277 |
| 22 | SEG50 | 159 | 2078 |
| 23 | SEG49 | 159 | 1878 |
| 24 | SEG48 | 159 | 1679 |
| 25 | SEG47 | 159 | 1479 |
| 26 | SEG46 | 159 | 1280 |
| 27 | SEG45 | 159 | 1080 |
| 28 | SEG44 | 159 | 881 |
| 29 | SEG43 | 159 | 681 |
| 30 | SEG42 | 159 | 482 |
| 31 | SEG41 | 504 | 159 |
| 32 | SEG40 | 704 | 159 |
| 33 | SEG39 | 903 | 159 |
| 34 | SEG38 | 1103 | 159 |


| Pad <br> No. | Pin <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 35 | SEG37 | 1302 | 159 |
| 36 | SEG36 | 1502 | 159 |
| 37 | SEG35 | 1701 | 159 |
| 38 | SEG34 | 1901 | 159 |
| 39 | SEG33 | 2100 | 159 |
| 40 | SEG32 | 2300 | 159 |
| 41 | SEG31 | 2499 | 159 |
| 42 | SEG30 | 2699 | 159 |
| 43 | SEG29 | 2898 | 159 |
| 44 | SEG28 | 3098 | 159 |
| 45 | SEG27 | 3297 | 159 |
| 46 | SEG26 | 3497 | 159 |
| 47 | SEG25 | 3696 | 159 |
| 48 | SEG24 | 3896 | 159 |
| 49 | SEG23 | 4095 | 159 |
| 50 | SEG22 | 4295 | 159 |
| 51 | SEG21 | 4641 | 482 |
| 52 | SEG20 | 4641 | 681 |
| 53 | SEG19 | 4641 | 881 |
| 54 | SEG18 | 4641 | 1080 |
| 55 | SEG17 | 4641 | 1280 |
| 56 | SEG16 | 4641 | 1479 |
| 57 | SEG15 | 4641 | 1679 |
| 58 | SEG14 | 4641 | 1878 |
| 59 | SEG13 | 4641 | 2078 |
| 60 | SEG12 | 4641 | 2277 |
| 61 | SEG11 | 4641 | 2477 |
| 62 | SEG10 | 4641 | 2676 |
| 63 | SEG9 | 4641 | 2876 |
| 64 | SEG8 | 4641 | 3075 |
| 65 | SEG7 | 4641 | 3275 |
| 66 | SEG6 | 4641 | 3474 |
| 67 | SEG5 | 4641 | 3674 |
| 68 | SEG4 | 4641 | 3948 |


| Pad <br> No. | Pin <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 69 | SEG3 | 4641 | 4148 |
| 70 | SEG2 | 4641 | 4347 |
| 71 | SEG1 | 4641 | 4547 |
| 72 | SEG0 | 4641 | 4789 |
| 73 | A0 | 4641 | 5048 |
| 74 | CS | 4641 | 5247 |
| 75 | CL | 4641 | 5447 |
| 76 | E (RD) | 4641 | 5646 |
| 77 | R/W (WR) | 4641 | 5846 |
| 78 | VDD | 4641 | 6107 |
| 79 | DB0 | 4641 | 6307 |
| 80 | DB1 | 4641 | 6506 |
| 81 | DB2 | 4295 | 6884 |
| 82 | DB3 | 4095 | 6884 |
| 83 | DB4 | 3896 | 6884 |
| 84 | DB5 | 3696 | 6884 |
| 85 | DB6 | 3497 | 6884 |
| 86 | DB7 | 3297 | 6884 |
| 87 | Vss | 3098 | 6884 |
| 88 | RES | 2898 | 6884 |
| 89 | FR | 2699 | 6884 |
| 90 | VC2 | 2499 | 6884 |
| 91 | VC3 | 2300 | 6884 |
| 92 | VC5 | 2100 | 6884 |
| 93 | SEG79 | 1901 | 6884 |
| 94 | SEG78 | 1701 | 6884 |
| 95 | SEG77 | 1502 | 6884 |
| 96 | SEG76 | 1302 | 6884 |
| 97 | SEG75 | 1103 | 6884 |
| 98 | SEG74 | 903 | 6884 |
| 99 | SEG73 | 704 | 6884 |
| 100 | SEG72 | 504 | 6884 |
|  |  |  |  |
|  |  |  |  |

## PIN DESCRIPTION

## (1) Power Pins

| Name | Description |
| :---: | :--- |
| VDD | Connected to the +5 Vdc power. Common to the Vcc MPU power pin. |
| Vss | 0 Vdc pin connected to the system ground. |
| VC5, VC3, VC2 | Multi-level power supplies for LCD driving. The voltage determined for each liquid <br> crystal cell is divided by resistance or it is converted in impedance by the op amp, <br> and supplied. These voltages must satisfy the following: <br> VC5 $\geq \mathrm{VC3} \geq \mathrm{V}$ C2 $\geq$ Vss |

## (2) System Bus Connection Pins

| $\mathrm{D}_{\mathrm{*} 1} \text { to D0 }$ | Three-state I/O. <br> The 8 -bit bidirectional data buses to be connected to the 8 - or 16 -bit standard MPU data buses. |
| :---: | :---: |
| A0 | Input. <br> Usually connected to the low-order bit of the MPU address bus and used to identify the data or a command. <br> Low level (0): D0 to D7 are display control data. <br> High level (1): D0 to D7 are display data. |
| RES | Input. <br> When the $\overline{\operatorname{RES}}$ signal goes $\neg\ulcorner$ the 68 -series MPU is initialized, and when it goes $\_ఒ$, the 80 -series MPU is initialized. The system is reset during edge sense of the RES signal. The interface type to the 68 -series or 80 -series MPU is selected by the level input as follows: <br> High level: 68-series MPU interface <br> Low level: 80 -series MPU interface |
| $\overline{C S}$ | Input. Active low. <br> An address bus signal is usually decoded by use of chip select signal. |
| $E$ ( $\overline{\mathrm{RD}})$ | - If the 68-series MPU is connected: Input. Active high. Used as an enable clock input of the 68-series MPU. <br> - If the 80 -series MPU is connected: Input. Active low. The $\overline{\mathrm{RD}}$ signal of the 80 -series MPU is entered in this pin. When this signal is kept low, the SED1520 data bus is in the output status. |
| $\frac{\mathrm{R} / \mathrm{W}(\overline{\mathrm{WR}})}{\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})}$ | - If the 68-series MPU is connected: Input. Used as an input pin of read control signals (if R/W is high) or write control signals (if low). <br> - If the 80 -series MPU is connected: Input. Active low. The WR signal of the 80 -series MPU is entered in this pin. A signal on the data bus is fetched at the rising edge of WR signal. |

(3) LCD Drive Circuit Signals

| Name | Description |  |  |
| :---: | :--- | :--- | :---: |
| CL | Input. Effective for an external clock operation model only. <br> This is a display data lath signal to count up the line counter and common counter <br> at each signal falling and rising edges. |  |  |
| FR | Input. <br> This is an input pin of LCD AC signals, and connected to the FR pin of common <br> driver. |  |  |
| SEGn | Output. <br> The output pin for LCD column (segment) driving. A single level of VC5, VC3, VC2, <br> Vss is selected by the combination of display RAM contents and FR signal. |  |  |

## BLOCK DESCRIPTION

## System Bus

## MPU interface

1. Selecting an interface type

The SED152A series transfers data via 8-bit bidirectional data buses (D0 to D7). As its Reset pin has the MPU interface select function, the 80 -series MPU or the 68 -series MPU can directly be connected to the MPU bus by the selection of high or low RES signal
level after reset (see Table 1).
When the $\overline{\mathrm{CS}}$ signal is high, the SED152A series is disconnected from the MPU bus and set to stand by. (However, the reset signal is entered regardless of the internal setup status.)

Table 1

| $\overline{\mathrm{RES}}$ signal input level | MPU type | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | $\overline{\text { CS }}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Active $\square \square$ | 80-series | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{CS}}$ | D0 to D7 |
| Active $\checkmark$ ־ | 68 -series | A0 | E | R/W | CS | D0 to D7 |

## Data transfer

The SED152A drivers use the A0, E (or $\overline{\mathrm{RD}}$ ) and $\mathrm{R} / \overline{\mathrm{W}}$ (or $\overline{\mathrm{WR}}$ ) signals to transfer data between the system MPU and internal registers. The combinations used are given in the table blow.
In order to match the timing requirements of the MPU with those of the display data RAM and control registers all data is latched into and out of the driver. This introduces a one cycle delay between a read request for data and the data arriving. For example when the MPU
executes a read cycle to access display RAM the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.
This means that a dummy read cycle has to be executed at the start of every series of reads. See Figure 1.
No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.

| Common | $\mathbf{8 0} \mathbf{~ M P U}$ |  | $\mathbf{6 8} \mathbf{~ M P U}$ | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |
| 1 | 0 | 1 | 1 | Write display data |
| 1 | 1 | 0 | 0 | Read status |
| 0 | 0 | 1 | 1 | Write to internal register (command) |
| 0 | 1 | 0 | 0 | Wrynn |



Figure 1 Bus Buffer Delay

## Busy flag

When the Busy flag is logical 1, the SED1520 series is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be enhanced.

## Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the Display Start Line command. See section 3.
The contents of the display start line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data, in display data RAM, being transferred to the segment driver circuits.

## Column Address Counter

The column address counter is a 7-bit presettable counter that supplies the column address for MPU access to the display data RAM. See Figure 2. The counter is incremented by one every time the driver receives a Read or Write Display Data command. Addresses above 50H are invalid, and the counter will not increment past this value. The contents of the column address counter are set with the Set Column Address command.

## Page Register

The page resiter is a 2-bit register that supplies the page address for MPU access to the display data RAM. See Figure 3. The contents of the page register are set by the Set Page Register command.

## Display Data RAM

The display data RAM stores the LCD display data, on a 1-bit per pixel basis. The relation-ship between display data, display address and the display is shown in Figure 3.


Figure 2 Display Data RAM Addressing

## Display Timing Generation Circuit

The master clock CL and the frame signal FR generate internal timing. The master clock CL causes the line counter to operate, which synchronizes with the line
counter. Therefore, the master clock CL and the frame signal FR input signals of the same phases as those of the CR and FR signals of the common driver, respectively.


## Display Data Latch Circuit

The display data latch circuit is a latch that temporarily memorizes the display data to be output to the liquid crystal drive circuit from the display data RAM for each common period. Display ON/OFF and Display All Lamps ON/OFF commands control the data in this latch. Therefore, data in the display data RAM are never to be modified.

## Liquid Crystal Drive Circuit

This circuit comprises 80 sets of multiplexers to generate four-value level for the liquid crystal drive. Various combinations of display data in the display data latch and the FR signals output the liquid crystal waveforms as shown in Fig. 3.

## Reset Circuit

This circuit detects the $\overline{\mathrm{RES}}$ input rise or fall edge and performs initialization.
$\overline{\mathrm{RES}}$ input is level-sensed, then, as shown in Table 1, the MPU interface mode is selected.

When connecting to MPU, the output port of MPU is used and the reset signal is input through software. Otherwise, the circuit is connected to the reset terminal of MPU and the $\_\square$ reset signal via the inverter is input for 80 -system MPU, and the $\square \checkmark$ reset signal for the 68 -system MPU.
$\overline{\text { RES }}$ input causes initialization of SEDI52A, and initialization of the MPU is performed at the same time. Failure of initialization by the $\overline{\mathrm{RES}}$ terminal upon applying power may lead to a status that cannot be released. If the reset command is used, items 2 and 5 of the following initial settings are to be executed:

## Status in Initial Setting

1. Display OFF
2. To set the display start line register on the first line.
3. Display All Lamps OFF
4. To set the column address counter to address 0 .
5. To set the page address counter to the third page.
6. ADC select: normal rotation ( ADC command $=" 0 "$, ADC status flag "1")
7. Read/Modify/Write OFF


Figure 4 LCD drive waveforms example

## COMMANDS

## Summary

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |  |
| Display On/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. 1: ON, 0: OFF |
| Display start line | 0 | 1 | 0 | 1 | 1 | 0 | Display start address (0 to 31) |  |  |  |  | Specifies RAM line corresponding to top line of display. |
| Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page (0 to 3) |  | Sets display RAM page in page address register. |
| Set column (segment) address | 0 | 1 | 0 | 0 | Column address (0 to 79) |  |  |  |  |  |  | Sets display RAM column address in column address register. |
| Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | Reads the following status: <br> BUSY 1: Busy <br> 0 : Ready <br> ADC 1: CW output <br> 0: CCW output <br> ON/OFF 1: Display off <br> 0: Display on <br> RESET 1: Being reset <br> 0 : Normal |
| Write display data | 1 | 1 | 0 |  |  |  | Write dat |  |  |  |  | Writes data from data bus into display RAM. |
| Read display data | 1 | 0 | 1 |  |  |  | Read da |  |  |  |  | Reads data from display RAM onto data bus. |
| Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: CW output, 1: CCW output |
| All-display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. <br> 1: Static drive, 0: Normal driving |
| Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Read-modify-write ON |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read-modity-write OFF |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software reset |

## Command Description

Table 3 is the command table. The SED152A identifies a data bus using a combination of A0 and R/W ( $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}})$ signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

## Display ON/OFF

| $\mathrm{A}_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\frac{(\mathrm{R} / \overline{\mathrm{W}})}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

AEH, AFH
This command turns the display on and off.

- $\mathrm{D}=1$ : Display ON
- $\mathrm{D}=0$ : Display OFF


## Display Start Line

This command specifies the line address shown in Figure 2 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.


This command loads the display start line register.

| $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | Line Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 31 |

See Figure 2.

## Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

| $A_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\stackrel{(\mathrm{R} / \overline{\mathrm{W}})}{\overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{~A}_{1}$ | A 0 |
| B8H to BBH |  |  |  |  |  |  |  |  |  |  |

This command loads the page address register.

| $\mathrm{A}_{1}$ | $\mathrm{~A}_{0}$ | Page Address |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

See Figure 2.

## Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80 , and the page address is not changed continuously.

| $\mathrm{A}_{0}$ | $\frac{\mathrm{E})}{\mathrm{RD}}$ | $\mathrm{R} / \mathrm{WR}$ | D 7 | D 6 | D 5 | $\mathrm{D}_{4}$ | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | $\mathrm{~A}_{6}$ | $\mathrm{~A}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |

00 H to 4 FH
This command loads the column address register.

| $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | Column Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

## Read Status

| A0 | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\frac{(\mathrm{R} / \overline{\mathrm{W}})}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command $I / O$ register $(\mathrm{A} 0=0)$ yields system status information.

- The busy bit indicates whether the driver will accept a command or not.

Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.
Busy $=0$ : The driver will accept a new command.

- The ADC bit indicates the way column addresses are assigned to segment drivers.

ADC=1: Normal. Column address $n \rightarrow$ segment driver $n$.
ADC=0: Inverted. Column address 79-n $\rightarrow$ segment driver u.

- The ON/OFF bit indicates the current status of the display.

It is the inverse of the polarity of the display ON/OFF command.
ON/OFF=1: Display OFF
ON/OFF=0: Display ON

- The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode. RESET=1: Currently executing reset command.
RESET $=0$ : Normal operation
Write Display Data

| $A_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\frac{(\mathrm{R} / \overline{\mathrm{W}})}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

Writes 8 -bits of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

## Read Display Data

| $\mathrm{A}_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\frac{(\mathrm{R} \overline{\mathrm{W}})}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then increments the column address register.
After loading a new address into the column address register one dummy read is required before valid data is obtained.

## Select ADC

| $\mathrm{A}_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $(\mathrm{R} / \mathrm{W})$ | W | D | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

$\mathrm{AOH}, \mathrm{A} 1 \mathrm{H}$
This command selects the relationship between display data RAM column addresses and segment drivers.
$\mathrm{D}=1$ : SEG $0 \leftarrow$ column address $4 \mathrm{FH}, \ldots$ (inverted)
$\mathrm{D}=0:$ SEG $0 \leftarrow$ column address $00 \mathrm{H}, \ldots$ (normal)
This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 2 for a table of segments and column addresses for the two values of D.

## All Display ON/OFF

| $A_{0}$ | $\frac{(E)}{\mathrm{RD}}$ | $\frac{(\mathrm{R} / \mathrm{W})}{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | D 3 | $\mathrm{D}_{2}$ | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |
| A | $\mathrm{A} 4 \mathrm{H}, \mathrm{A} 5 \mathrm{H}$ |  |  |  |  |  |  |  |  |  |

Forces display on and all common outputs to be selected.
$\mathrm{D}=1$ : All display on
$\mathrm{D}=0$ : All display off

## Read-Modify-Write

| $A_{0}$ | $\frac{(E)}{\mathrm{RD}}$ | $(\mathrm{R} / \overline{\mathrm{W}})$ <br> WR | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

This command defeats column address register auto-increment after data reads. The current conetents of the column address register are saved. This mode remains active until an End command is received.

- Operation sequence during cursor display

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).

* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.


End

| $A_{0}$ | $\overline{(E)}$ | $(\mathrm{RD} / \overline{\mathrm{W}})$ | $\overline{W R}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.


## Reset

| $A_{0}$ | $\frac{(\mathrm{E})}{\mathrm{RD}}$ | $\frac{(\mathrm{R} / \overline{\mathrm{W}})}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

This command clears

- the display start line register.
- and set page address register to 3 page.

It does not affect the contents of the display data RAM.
When the power supply is turned on, a Reset signal is entered in the $\overline{\text { RES }}$ pin. The Reset command cannot be used instead of this Reset signal.

## Power Save (Combination command)

The Power Save mode is selected if the static drive is turned ON when the display is OFF. The current consumption can be reduced to almost the static current level. In the Power Save mode:
(a) The LCD drive is stopped, and the segment and common driver outputs are set to the VDD level.
(b) The external oscillation clock input is inhibited, and the OSC2 is set to the floating mode.
(c) The display and operation modes are kept.

The Power Save mode is released when the display is turned ON or when the static drive is turned OFF. If the LCD drive voltage is supplied from an external resistance divider circuit, the current passing through this resistor must be cut by the Power Save signal.


## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | VDD | -0.3 to +7.0 | V |
| Supply voltage (2) | VC5 | -0.3 to +7.0 | V |
| Supply voltage (3) | VC3, VC2 | -0.3 to VC5+3 | V |
| Input voltage | VIN | -0.3 to VDD +0.3 | V |
| Output voltage | Vo | -0.3 to VDD +0.3 | V |
| Operating temperature | Topr | -40 to +85 | deg. C |
| Storage temperature | Tstg | -55 to +125 | deg. C |

Notes: 1. All voltages are specified relative to Vss $=0 \mathrm{~V}$.
2. The following relation must be always hold VC5 $\geq$ VC3 $\geq$ VC2 $\geq$ VSS
3. Exceeding the absolute maximum ratings may cause permanent damage to the device. Functional operation under these conditions is not implied.
Moisture resistance of flat packages can be reduced by the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

## Electrical Specifications

## DC Characteristics

$\mathrm{Ta}=-20$ to $75 \mathrm{deg} . \mathrm{C}, \mathrm{VDD}=0 \mathrm{~V}$ unless stated otherwise

| Parameter |  | Symbol | Condition |  | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Operating voltage (1) See note 1 . | Recommended |  | Vdd |  |  | 4.5 | 5.0 | 5.5 | V | $\begin{aligned} & \text { VDD } \\ & { }_{* 1} \end{aligned}$ |
|  | Allowable |  |  |  | 2.4 | - | 6.0 |  |  |  |
| Operating voltage (2) | Allowable | Vc5 |  |  | 3.5 | - | 6.0 | V | Vc5 *2 |  |
|  | Allowable | Vc3 |  |  | 0.5xVc5 | - | Vc5 | V | Vc3 |  |
|  | Allowable | Vc2 |  |  | Vss | - | $0.5 \times \mathrm{Vc5}$ | V | Vc2 |  |
| High-level input voltage |  | VIH |  |  | $0.8 \times \mathrm{VDD}$ | - | VDD | V | *3 |  |
|  |  | VIL |  |  | Vss | - | $0.2 \times \mathrm{VDD}$ | V | *3 |  |
|  |  | VoH1 | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  | $0.8 \times \mathrm{VDD}$ | - | VDD | V | *4 |  |
|  |  | VOH2 | $\mathrm{VDD}=-2.7 \mathrm{~V}$ | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | $0.8 \times \mathrm{VDD}$ | - | VDD | V | *4 |  |
| Low-level input voltage |  | VoL1 | $\mathrm{IOL}=1 \mathrm{~mA}$ |  | Vss |  | $0.2 \times \mathrm{VDD}$ | V | *4 |  |
|  |  | Vol2 | $\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}$ | $\mathrm{IOL}=0.5 \mathrm{~mA}$ | Vss |  | $0.2 \times \mathrm{VDD}$ | V | *4 |  |
| Input leakag | e current | IL1 |  |  | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | *5 |  |
| Output leaka | ge current | IL2 |  |  | -3.0 | - | 3.0 | $\mu \mathrm{A}$ | * 6 |  |
| LCD driver ON resistance |  | Ron | $\mathrm{Ta}=25 \mathrm{deg} . \mathrm{C}$ | $\mathrm{V} 5=6.0 \mathrm{~V}$ | - | 1.3 | 3.0 | k $\Omega$ | SEGO to 79, *7 |  |
|  |  | $\mathrm{V} 5=3.5 \mathrm{~V}$ |  | - | 2.5 | 6.0 |  |  |  |

(continued)

## DC Characteristics (Cont'd)

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{VDD}=0 \mathrm{~V}$ unless stated otherwise

| Parameter |  | Symbol | Condition | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |  |
| Static current dissipation |  |  | IssQ | $\overline{\mathrm{CS}}=\mathrm{CL}=\mathrm{FR}=\mathrm{VDD}$ | - | 0.01 | 1.0 | $\mu \mathrm{A}$ | Vss |
| Dynamic current dissipation | During display | Iss (1) | $\begin{array}{ll} \mathrm{VDD}=5 \mathrm{~V} & \\ \mathrm{VC5}=5 \mathrm{~V} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \mathrm{fCL}=2 \mathrm{KHz} & \end{array}$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ | $\begin{array}{\|l} \text { Vss } \\ \text { *8 } \end{array}$ |
|  |  |  | $\begin{array}{ll} \mathrm{VDD}=3.0 \mathrm{~V} & \\ \mathrm{VC5}=5 \mathrm{~V} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \mathrm{fCL}=2 \mathrm{KHz} & \\ \hline \end{array}$ | - | 1.5 | 4.5 | $\mu \mathrm{A}$ | $\begin{array}{\|l} \text { Vss } \\ * 8 \end{array}$ |
|  | During access | Iss (2) | VDD $=5 \mathrm{~V} \quad$ tcyc $=200 \mathrm{KHz}$ | - | 300 | 500 | $\mu \mathrm{A}$ | Vss |
|  |  | Iss (2) | VDD $=3.0 \mathrm{~V}$ tcyc $=200 \mathrm{KHz}$ | - | 150 | 300 |  | *9 |
| Input pin capacitance |  | Cin | $\mathrm{Ta}=25 \mathrm{deg} . \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | - | 5.0 | 8.0 | pF | All input pins |

Notes: 1. Although this equipment is capable of withstanding a wide range of operating voltage, it is not designed for withstanding a sudden voltage change while accessing the MPU.
2. Ranges of Operating Voltage for VdD and Vc5 Systems

3. D 0 to $\mathrm{D} 7, \mathrm{~A} 0, \overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}},(\mathrm{E}), \overline{\mathrm{WR}},(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{CL}$, and FR terminals.
4. D 0 to D 7 terminals.
5. $\mathrm{A} 0, \overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$, and CL terminals.
6. FR, D0 to D7 (in high impedance status) terminals.
7. These are resistance values obtained when voltage of 0.1 V is applied between the output terminals (SEG) and the respective power terminals (VC3, VC2). These are defined within the range of the operating voltage.
8. This is current consumed by a single IC, not including current required by the LCD panel capacity or by the wiring capacity.
9. This indicates current consumption at the time the pattern of vertical stripes is always wrapped in by the tcyc. Current consumption while accessing roughly proportionate to the tcyc for access. If not accessed, only ISS1 is relevant.

## Timing Characteristics

- System Bus Read/Write Characteristic 1 (80-system MPU)


| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address set-up time |  | $\frac{\mathrm{A} 0}{\mathrm{CS}}$ | $\begin{aligned} & \text { tAH8 } \\ & \text { tAW8 } \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| System cycle time |  | $\begin{aligned} & \overline{W R} \\ & \overline{\mathrm{RD}} \end{aligned}$ | tcyc8 | - | 1000 | - | ns |
| Control pulse width | Write |  |  |  | 100 | - | ns |
|  | Read |  |  |  | 200 | - | ns |
| Data set-up time Data hold time |  | D0 to D7 | $\begin{aligned} & \text { tDS8 } \\ & \text { tDH8 } \end{aligned}$ | - | $\begin{aligned} & 80 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time |  |  | $\begin{aligned} & \text { tACC8 } \\ & \text { toH8 } \end{aligned}$ | $C L=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{array}{r} 180 \\ 90 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

$$
\left(\mathrm{VDD}=2.7 \mathrm{~V} \text { to } 4.5 \mathrm{~V}, \mathrm{Ta}=-40 \text { to } 85^{\circ} \mathrm{C}\right)
$$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address set-up time |  | $\frac{\mathrm{AO}}{\mathrm{CS}}$ | tAH8 tAW8 | - | 20 40 |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time |  | $\begin{aligned} & \overline{\mathrm{WR}} \\ & \overline{\mathrm{RD}} \end{aligned}$ | tcyc8 | - | 2000 | - | ns |
| Control pulse width | Write |  |  |  | 200 | - | ns |
|  | Read |  |  |  | 400 | - | ns |
| Data set-up time Data hold time |  | D0 to D7 | $\begin{aligned} & \text { tDS8 } \\ & \text { tDH8 } \end{aligned}$ | - | $\begin{array}{r} 160 \\ 20 \end{array}$ | - | ns ns |
| $\overline{\mathrm{RD}}$ access time Output disable time |  |  | $\begin{aligned} & \text { taCC8 } \\ & \text { toH8 } \end{aligned}$ | $C L=100 \mathrm{pF}$ | 20 | $\begin{aligned} & 360 \\ & 180 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Note: * The rise time ( tr ) and fall time ( tf ) of the input signal are defined within 15 ns . Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification ( 15 ns ) is input. However, it should be noted that the bigger $t r$ and and $t f$ are, the lower the margin for noise becomes.

* All timings are defined based on the standards of $20 \%$ and $80 \%$ of VDD.
- System Bus Read/Write Characteristic 2 (68-system MPU)


$$
\left(\mathrm{VDD}=2.7 \mathrm{~V} \text { to } 4.5 \mathrm{~V}, \mathrm{Ta}=-40 \text { to } 85^{\circ} \mathrm{C}\right)
$$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time *1 |  | $\begin{aligned} & \frac{\mathrm{A} 0}{\mathrm{CS}} \\ & \mathrm{R} / \overline{\mathrm{W}} \end{aligned}$ | tcyc6 | - | 2000 | - | ns |
| Address set-up time Address hold time |  |  | $\begin{aligned} & \text { tAW6 } \\ & \text { tAH6 } \end{aligned}$ | - | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data set-up time Data hold time |  | D0 to D7 | $\begin{aligned} & \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ | - | $\begin{array}{r} 160 \\ 20 \end{array}$ | - | ns ns |
| Output disable time Access time |  |  | $\begin{aligned} & \text { tOH6 } \\ & \text { tACC6 } \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | 20 | $\begin{aligned} & 180 \\ & 360 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Enable pulse width | Write | E | tew |  | 200 | - | ns |
|  | Read |  |  | - | 400 | - | ns |

Notes: 1 "tCYC6" represents the cycle of signal E when $\overline{\mathrm{CS}}=$ "L". If $\overline{\mathrm{CS}}=" \mathrm{H} " \rightarrow$ "L", it is necessary to secure tCYC6 after $\overline{\mathrm{CS}}=$ "L" is attained.
Note: * The rise time ( tr ) and fall time ( tf ) of the input signal are defined within 15 ns . Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification ( 15 ns ) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of $20 \%$ and $80 \%$ of VdD.
- Display Control Input Timing


| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level pulse width | CL | twLCL | - | 35 | - | - | $\mu \mathrm{s}$ |
| High-level pulse width |  | tWHCL | - | 35 | - | - | $\mu \mathrm{S}$ |
| Rise time |  | tr | - | - | 30 | 150 | ns |
| Fall time |  | tf | - | - | 30 | 150 | ns |
| FR delay time | FR | tDFR | - | -2.0 | 0.2 | 2.0 | $\mu \mathrm{s}$ |


| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level pulse width | CL | twLCL | - | 70 | - | - | $\mu \mathrm{s}$ |
| High-level pulse width |  | twhCL | - | 70 | - | - | $\mu \mathrm{s}$ |
| Rise time |  | tr | - | - | 60 | 300 | ns |
| Fall time |  | tf | - | - | 60 | 300 | ns |
| FR delay time | FR | tDFR | - | -4.0 | 0.4 | 4.0 | $\mu \mathrm{s}$ |

Note: All timings are defined based on the standards of $20 \%$ and $80 \%$ of VDD.

- Reset Input Timing (80-system MPU)

$\left(\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%\right.$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR8 |  | 2.0 | - | - | $\mu \mathrm{S}$ |
| Reset "H" pulse width | RES | tRW8 |  | 1.0 | - | - | $\mu \mathrm{S}$ |

$\left(\mathrm{VDD}=2.7 \mathrm{~V}\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR8 |  | 4.0 | - | - | $\mu \mathrm{S}$ |
| Reset "H" pulse width | RES | trw8 |  | 2.0 | - | - | $\mu \mathrm{S}$ |

Note: * The rise time (tr) and fall time (tf) of the input signal are defined within 15 ns . Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification $(15 \mathrm{~ns})$ is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of $10 \%$ and $90 \%$ of VdD.
- Reset Input Timing (68-system MPU)


| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR6 |  | 2.0 | - | - | $\mu \mathrm{S}$ |
| Reset "L" pulse width | RES | trw6 |  | 1.0 | - | - | $\mu \mathrm{s}$ |


| $\left(\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}\right.$ to 4.5 V , $\mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Reset time |  | tR6 |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| Reset "L" pulse width | RES | tRW6 |  | 2.0 | - | - | $\mu \mathrm{s}$ |

Note: * The rise time ( tr ) and fall time ( tf ) of the input signal are defined within 15 ns . Tr and tf are to define the AC timing of the input waveform, and operates without any problem even when a signal beyond the specification ( 15 ns ) is input. However, it should be noted that the bigger tr and and tf are, the lower the margin for noise becomes.

* All timings are defined based on the standards of $10 \%$ and $90 \%$ of VdD.


## CONNECTION EXAMPLE

MPU Interface (MPU example: SMC88316)


Notes: 1 See SMC88316 technical Manual for the signals of SMC88316.
2 The reset input for 80-system MPU interface of SED152A is the opposite phase of that for the reset input of SMC83315.
3 For the reset input of SED152A, we recommend that you use the output port of SMC88316 and send the reset signals through software.

## EXAMPLE OF CONNECTIONS TO LIQUID CRYSTAL PANEL



## 4. SED1526 Series

## Contents

OVERVIEW ..... 4-1
FEATURES ..... 4-1
BLOCK DIAGRAM (SED1526*0*) ..... 4-2
PIN ASSIGNMENT ..... 4-3
Package Pin Assignment ..... 4-3
Pad Layout ..... 4-4
Pad Coordinates ..... 4-5
PIN DESCRIPTION ..... 4-6
Power Supply ..... 4-6
LCD Driver Supplies ..... 4-6
Microprocessor Interface ..... 4-6
LCD Driver Outputs ..... 4-7
FUNCTIONAL DESCRIPTION ..... 4-8
Microprocessor Interface ..... 4-8
Access to Display Data RAM and Internal Registers ..... 4-9
Busy Flag ..... 4-10
Initial Display Line Register ..... 4-10
Column Address Counter ..... 4-10
Page Address Register ..... 4-10
Display Data RAM ..... 4-10
Display Timing Generator Circuit ..... 4-11
Display Data Latch Circuit ..... 4-12
LCD Driver ..... -12
Oscillation Circuit ..... -12
Power Supply Circuit ..... 4-12
Reset Circuit ..... 4-17
COMMANDS ..... 4-18
ABSOLUTE MAXIMUM RATINGS ..... 4-22
ELECTRICAL CHARACTERISTICS ..... 4-23
DC Characteristics ..... 4-23
AC Characteristics ..... 4-27
EXTERNAL WIRINGS ..... 4-32
Power Supply and LCD Power Circuit ..... 4-32
Microprocessor Interface ..... 4-33
LCD Panel and Wiring Examples ..... 4-36
DIMENSIONS ..... 4-37
Plastic 128-Pin QFP5 Package ..... 4-37

## OVERVIEW

The SED1526 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD's). It accepts serial or 8-bit parallel display data directly from a microprocessor and stores data in an onchip display RAM. It can generate an LCD drive signal independent from microprocessor clock.
As the SED1526 series features the very low power dissipation and wide operating voltage range, it can easily realize a powerful but compact display unit having a small battery
A single chip of SED1526 series can drive a $17 \times 80$-pixel or $33 \times 64$ pixel LCD panel.
(Note: The SED1526 series are not designed to have EMI resistance.)

## FEATURES

- Direct data display using the display RAM. When RAM data bit is 0 , it is not displayed; when 1 , it is displayed.
- Large $80 \times 33$-bit RAM capacity
- On-chip LCD driver circuit (97 segment and common drivers)
- High-speed, 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800
- Supported serial interface
- Rich command functions (upward compatible to SED 1520 Series); they are Read/Write Display Data, Display On/Off Switching, Set Page Address, Set Initial Display Line, Set Column Address, Read Status, Static Drive On/Off Switching, Select Duty, Duty+1, Read-Modify-Write, Select Segment Driver Direction, Power Save, Reset, Set Power Control, Set Electronic Controls, Clock Stop.
- On-chip CR oscillator circuit
- On-chip LCD power circuit (The on-chip and external LCD power supplies are software selectable.)
- Very low power consumption
- Flexible power voltages; 2.4 to 6.0 V (VdD-Vss) and -13.0 to -4.0 V (VDD-V5)
- -40 to $+85^{\circ} \mathrm{C}$ wide operating temperature range
- CMOS process
- 128-pin QFP5 package with aluminum pad or gold bump

Series Specifications (for 128-pin flat package)

| Model | Operating clock (Internal OSC) | $\begin{gathered} \text { fCL } \\ \text { (TYP.) } \end{gathered}$ | Duty | Segment driver | Common driver | Vreg type | $\begin{array}{\|c\|} \text { COM } \\ \text { pin positions } \end{array}$ | QFP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1526F0A | 20 kHz | 2.9 | 1/8, 1/9, 1/16, $1 / 17$ | 80 | 17 | Type 1 |  | 5 |
| SED1526Fba |  | 5.8 |  |  |  |  | ype |  |
| SED1526FAA |  | 2.9 |  |  |  |  | Type B |  |
| SED1526Fea |  | 2.9 |  |  |  | Type 2 | Type A |  |
| SED1526Fey |  | 2.9 |  |  |  |  |  | 26 |
| SED1528F0A |  | 2.9 | 1/32, 1/33 | 64 | 33 | Type 1 |  | 5 |
| SED1528Dbв |  | 5.8 |  |  |  |  |  | - |

Vreg type Type 1 Vreg (Built-in power supply regulating voltage)
Temperature gradient: $-0.17 \% /{ }^{\circ} \mathrm{C}$
Type 2 Vreg (Built-in power supply regulating voltage)
Temperature gradient: $0.00 \% /{ }^{\circ} \mathrm{C}$
COMS pin positions Refer to No. P3 (Package pin layout), No. P4 (PAD layout) and No. P5 (PAD coordinates).
An SED1526 series package has one of following subcodes according to its package type (an example of SED1526):
SED1526F**: 128-pin QFP5 flat package
SED1526F*Y: 128-pin QFP26 flat package
SED1526D**: Bear chip
SED1526D*A having aluminum pad
SED1526D $*$ B having gold bump
SED1526T**: TCP


## PIN ASSIGNMENT

## Package Pin Assignment



## Pad Layout



* Pin names in ( ) apply to SED1528.
* Pin names in [ ] apply to SED1526DA* (CMOS pin = Type B).


## Aluminum pad chip

- Chip size $\quad 5.92 \mathrm{~mm} \times 4.68 \mathrm{~mm}$
- Chip thickness 0.4 mm
- Pad opening $\quad 90.2 \mu \mathrm{~m} \times 90.2 \mu \mathrm{~m}$
- Pad pitch $130 \mu \mathrm{~m}$ (Min)

Gold bump chip (reference)

- Chip size $\quad 5.92 \mathrm{~mm} \times 4.68 \mathrm{~mm}$
- Chip thickness 0.4 mm
- Bump size $81.7 \mu \mathrm{~m} \times 81.7 \mu \mathrm{~m}$
- Bump height $22.5 \mu \mathrm{~m}$

Pad Coordinates

| PAD No. | PIN Name | X | Y | PAD No. | PIN Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V1 | -2767 | -2106 | 65 | SEG16 | 2516 | 2185 |
| 2 | V2 | -2637 | -2106 | 66 | SEG17 | 2367 | 2185 |
| 3 | V3 | -2507 | -2106 | 67 | SEG18 | 2218 | 2185 |
| 4 | V4 | -2377 | -2106 | 68 | SEG19 | 2088 | 2185 |
| 5 | V5 | -2246 | -2106 | 69 | SEG20 | 1957 | 2185 |
| 6 | VR | -2116 | -2149 | 70 | SEG21 | 1827 | 2185 |
| 7 | Vdd | -1985 | -2176 | 71 | SEG22 | 1697 | 2185 |
| 8 | Vout | -1857 | -2176 | 72 | SEG23 | 1567 | 2185 |
| 9 | CAP2- | -1727 | -2176 | 73 | SEG24 | 1437 | 2185 |
| 10 | CAP2+ | -1522 | -2176 | 74 | SEG25 | 1307 | 2185 |
| 11 | CAP1- | -1318 | -2176 | 75 | SEG26 | 1177 | 2185 |
| 12 | CAP1+ | -1113 | -2176 | 76 | SEG27 | 1046 | 2185 |
| 13 | Vss | -553 | -2166 | 77 | SEG28 | 916 | 2185 |
| 14 | M/S | -356 | -2185 | 78 | SEG29 | 786 | 2185 |
| 15 | SR2 | -226 | -2185 | 79 | SEG30 | 656 | 2185 |
| 16 | SR1 | -95 | -2185 | 80 | SEG31 | 526 | 2185 |
| 17 | WR | 35 | -2185 | 81 | SEG32 | 396 | 2185 |
| 18 | RD | 165 | -2185 | 82 | SEG33 | 266 | 2185 |
| 19 | CS2 | 295 | -2185 | 83 | SEG34 | 135 | 2185 |
| 20 | CS1 | 425 | -2185 | 84 | SEG35 | 5 | 2185 |
| 21 | A0 | 555 | -2185 | 85 | SEG36 | -125 | 2185 |
| 22 | FR | 719 | -2185 | 86 | SEG37 | -255 | 2185 |
| 23 | CL | 849 | -2185 | 87 | SEG38 | -385 | 2185 |
| 24 | D0 | 979 | -2185 | 88 | SEG39 | -515 | 2185 |
| 25 | D1 | 1109 | -2185 | 89 | SEG40 | -646 | 2185 |
| 26 | D2 | 1239 | -2185 | 90 | SEG41 | -776 | 2185 |
| 27 | D3 | 1369 | -2185 | 91 | SEG42 | -906 | 2185 |
| 28 | D4 | 1500 | -2185 | 92 | SEG43 | -1036 | 2185 |
| 29 | D5 | 1630 | -2185 | 93 | SEG44 | -1166 | 2185 |
| 30 | D6 | 1760 | -2185 | 94 | SEG45 | -1296 | 2185 |
| 31 | D7 | 1890 | -2185 | 95 | SEG46 | -1426 | 2185 |
| 32 | COM0 (COM16) [CMOS ] | 2069 | -2185 | 96 | SEG47 | -1557 | 2185 |
| 33 | COM1 (COM17) [COM0 ] | 2199 | -2185 | 97 | SEG48 | -1687 | 2185 |
| 34 | COM2 (COM18) [COM1 ] | 2329 | -2185 | 98 | SEG49 | -1817 | 2185 |
| 35 | COM3 (COM19) [COM2 ] | 2459 | -2185 | 99 | SEG50 | -1947 | 2185 |
| 36 | COM4 (COM20) [COM3 ] | 2589 | -2185 | 100 | SEG51 | -2077 | 2185 |
| 37 | COM5 (COM21) [COM4 ] | 2719 | -2185 | 101 | SEG52 | -2226 | 2185 |
| 38 | COM6 (COM22) [COM5 ] | 2802 | -1654 | 102 | SEG53 | -2375 | 2185 |
| 39 | COM7 (COM23) [COM6 ] | 2802 | -1524 | 103 | SEG54 | -2802 | 1932 |
| 40 | COM8 (COM24) [COM7 ] | 2802 | -1393 | 104 | SEG55 | -2802 | 1802 |
| 41 | COM9 (COM25) [COM8 ] | 2802 | -1263 | 105 | SEG56 | -2802 | 1672 |
| 42 | COM10 (COM26) [COM9 ] | 2802 | -1133 | 106 | SEG57 | -2802 | 1541 |
| 43 | COM11 (COM27) [COM10] | 2802 | -1003 | 107 | SEG58 | -2802 | 1411 |
| 44 | COM12 (COM28) [COM11] | 2802 | -873 | 108 | SEG59 | -2802 | 1281 |
| 45 | COM13 (COM29) [COM12] | 2802 | -743 | 109 | SEG60 | -2802 | 1151 |
| 46 | COM14 (COM30) [COM13] | 2802 | -612 | 110 | SEG61 | -2802 | 1021 |
| 47 | COM15 (COM31) [COM14] | 2802 | -482 | 111 | SEG62 | -2802 | 891 |
| 48 | COMS [COM15] | 2802 | -352 | 112 | SEG63 | -2802 | 760 |
| 49 | SEG0 | 2802 | -193 | 113 | SEG64 (COM15) | -2802 | 599 |
| 50 | SEG1 | 2802 | -63 | 114 | SEG65 (COM14) | -2802 | 469 |
| 51 | SEG2 | 2802 | 67 | 115 | SEG66 (COM13) | -2802 | 339 |
| 52 | SEG3 | 2802 | 197 | 116 | SEG67 (COM12) | -2802 | 209 |
| 53 | SEG4 | 2802 | 327 | 117 | SEG68 (COM11) | -2802 | 78 |
| 54 | SEG5 | 2802 | 457 | 118 | SEG69 (COM10) | -2802 | -52 |
| 55 | SEG6 | 2802 | 588 | 119 | SEG70 (COM9) | -2802 | -182 |
| 56 | SEG7 | 2802 | 718 | 120 | SEG71 (COM8) | -2802 | -312 |
| 57 | SEG8 | 2802 | 848 | 121 | SEG72 (COM7) | -2802 | -442 |
| 58 | SEG9 | 2802 | 978 | 122 | SEG73 (COM6) | -2802 | -572 |
| 59 | SEG10 | 2802 | 1108 | 123 | SEG74 (COM5) | -2802 | -703 |
| 60 | SEG11 | 2802 | 1238 | 124 | SEG75 (COM4) | -2802 | -833 |
| 61 | SEG12 | 2802 | 1368 | 125 | SEG76 (COM3) | -2802 | -963 |
| 62 | SEG13 | 2802 | 1499 | 126 | SEG77 (COM2) | -2802 | -1093 |
| 63 | SEG14 | 2802 | 1629 | 127 | SEG78 (COM1) | -2802 | -1223 |
| 64 | SEG15 | 2802 | 1759 | 128 | SEG79 (COM0) | -2802 | -1353 |

[^1]
## Power Supply

| Name | I/O | Description |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VdD | Supply | +5VDC power supply. Common to microprocessor power supply pin Vcc. |  |  | 1 |
| Vss | Supply | Ground |  |  | 1 |
| $\begin{aligned} & \mathrm{V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \\ & \mathrm{~V}_{5} \end{aligned}$ | Supply | LCD driver supply voltages. The Set Power Control command can switch the on-chip and external power supply modes of these pins. When external mode selects, the voltage determined by LCD cell is impedance-converted by a resistive divider or an operational amplifier for application. Voltages should be the following relationship: $\text { VDD } \geq \text { V } 1 \geq \text { V } 2 \geq \text { V } 3 \geq \text { V } 4 \geq \text { V } 5$ <br> When master mode selects, these voltages are generated on the chip: |  |  | 5 |

## LCD Driver Supplies

| Name | I/O | Description | Number of pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | DC/DC voltage converter capacitor 1 positive connection | 1 |
| CAP1- | O | DC/DC voltage converter capacitor 1 negative connection | 1 |
| CAP2+ | O | DC/DC voltage converter capacitor 2 positive connection | 1 |
| CAP2- | O | DC/DC voltage converter capacitor 2 negative connection | 1 |
| Vout | O | DC/DC voltage converter output | 1 |
| $\mathrm{~V}_{R}$ | I | Voltage adjustment pin. Applies voltage between VDD and $V_{5}$ using <br> a resistive divider. | 1 |

## Microprocessor Interface

| Name | I/O | Description | Number of pins |
| :---: | :---: | :---: | :---: |
| D0 to D7 (SI) (SCL) | I/O | Data input/outputs. The 8-bit bidirectional data buses to be connected to the standard 8 -bit microprocessor data buses. When the serial interface selects, D7 is serial data input (SI) and D6 is serial clock input (SCL). | 8 |
| A0 | I | Control/display data flag input. It is connected to the LSB of microprocessor address bus. When low, the data on D0 to D7 is control data. When high, the data on D0 to D7 is display data. | 1 |
| $\begin{aligned} & \overline{\mathrm{CS} 1} \\ & \mathrm{CS} 2 \end{aligned}$ | 1 | Chip select input. Data input/output is enabled when -CS1 is low and CS2 is high. | 2 |
| $\begin{aligned} & \overline{\mathrm{RD}} \\ & \text { (E) } \end{aligned}$ | 1 | - Read enable input. When interfacing to an 8080-series microprocessor and when its $\overline{\mathrm{RD}}$ is low, the SED1526 series data bus output is enabled. <br> - When interfacing to an 6800-series microprocessor and when its R/W Enable ( E ) is high, the SED1526 series R/W input is enabled. | 1 |
| $\begin{gathered} \overline{W R} \\ (\mathrm{R} / \overline{\mathrm{W}}) \end{gathered}$ |  | - Write enable input. When interfacing to an 8080-series microprocessor, $\overline{W R}$ is active low. <br> -When interfacing to an 6800-series microprocessor, it will be read mode when $\mathrm{R} / \overline{\mathrm{W}}$ is high and it will be write mode when $R / \bar{W}$ is low. <br> $R / \bar{W}=" 1 ": ~ R e a d$ <br> $R / \bar{W}=" 0 ":$ Write | 1 |

SED1526 Series

| Name | I/O |  |  | Description | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SR1, SR2 | I | Microprocessor interface select, and parallel/serial data input select. |  |  | 2 |
|  |  | SR1 | SR2 | Type |  |
|  |  | 0 | 1 | 8080 microprocessor bus (parallel input) |  |
|  |  | 1 | 1 | 6800 microprocessor bus (parallel input) |  |
|  |  | 1 | 0 | Serial input |  |
|  |  | 0 | 0 | Reset |  |
|  |  | * In se D5 ar When set for SR1 must ris | $\overline{R D}$ RD family | ata can be read from RAM and D0 to WR must be high or low. MPU, the SR1 and SR2 timing must match or |  |

## LCD Driver Outputs

| Name | 1/0 | Description |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M/S | 1 | Normally " 1 ". |  |  |  | 1 |
| CL | I/O | Normally " 1 ". |  |  |  | 1 |
| FR | I/O | Normally " 1 ". |  |  |  | 1 |
| SEGn | O | LCD segment driver output. VDD, V2, V3, or V5 can select according to the display RAM and FR signal. |  |  |  | $\begin{gathered} 80 \text { (SED1526) } \\ \text { or } 64 \text { (SED1528) } \end{gathered}$ |
|  |  | RAM data | FR signa | Output of S | voltage EG |  |
|  |  | 1 | 1 | VD |  |  |
|  |  |  | 0 | V |  |  |
|  |  | 0 | 1 | V |  |  |
|  |  |  | 0 | V |  |  |
|  |  | Power save | VDD |  |  |  |
| COMn | 0 | LCD common driver output. $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}, \mathrm{~V}_{4}$, or $\mathrm{V}_{5}$ can select according to IC internal scan signal and FR signal. The common scan sequence is reversed in slave mode. |  |  |  | $\begin{gathered} 16 \text { (SED1526) } \\ \text { or } 32 \text { (SED1528) } \end{gathered}$ |
|  |  | Internal scan signal | $\begin{gathered} \text { FR } \\ \text { signal } \end{gathered}$ | $\begin{aligned} & \text { Output } \mathrm{V} \\ & \text { of CO } \end{aligned}$ | voltage DMn |  |
|  |  | - 1 | 1 | $V_{5}$ |  |  |
|  |  |  | 0 | V |  |  |
|  |  | 0 | 1 | V |  |  |
|  |  |  | 0 | V |  |  |
|  |  | Power save | - | VDD |  |  |
| COMS | O | Indicator COM output. COMS pin is equivalent to following COM output pin when Duty+1 command is running: |  |  |  | 1 |
|  |  |  | SED1526 |  | SED1528 |  |
|  |  |  | 1/9 duty | 1/17 duty | 1/33 duty |  |
|  |  | Indicator COMS output | COM8 | COM16 | COM32 |  |

## SED1526 Series

## FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Parallel/Serial Interface

The SED1526 series can transfer data via 8-bit bidirectional data buses D0 to D7 or via serial data input D7 (SI). The 8-bit parallel data input or serial data input, 8080/6800-series microprocessor, and reset status can select according to SR1 and SR2.
No data can be read from RAM and no status can be read during serial data input. Also, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ are high or low, and D0 to D5 are open.
Table 1

| SR1 | SR2 | Type | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | Data (D0 to D7) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 8080 microprocessor bus (parallel) | $\overline{\mathrm{CS1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | D0 to D7 |
| 1 | 1 | 6800 microprocessor bus (parallel) | $\overline{\mathrm{CS1}}$ | CS2 | A0 | E | $\mathrm{R} / \overline{\mathrm{W}}$ | D0 to D7 |
| 1 | 0 | Serial input | $\overline{\mathrm{CS1}}$ | CS2 | A0 | 0/1 | 0/1 | D6 (SCL) and D7 (SI) |
| 0 | 0 | Reset | $\overline{\mathrm{CS1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | - - - - |

* When set for the 68 family interface, the SR1 and SR2 timing must match or SR1 must rise first.



## Data Bus Signals

The SED1526 series identifies the data bus signal according to $A 0, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}(\mathrm{E}, \mathrm{R} / \overline{\mathrm{W}})$ signals.
Table 2

| Common | $\mathbf{6 8 0 0}$ processor | $\mathbf{8 0 8 0}$ processor |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\overline{\mathbf{W R}}(\mathbf{R} / \overline{\mathbf{W}})$ | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (commands) |

## Serial Interface (SR1 is high and SR2 is low)

The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data input and serial clock input are enabled when $\overline{\mathrm{CS} 1}$ is low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset. When serial data input is enabled by SR1 and SR2, D7 (SI) receives serial data and D6 (SCL) receives serial clock. Serial data of D7, D6, ..., D0 is read at D7 in this sequence when serial clock goes high. They are converted into 8-bit parallel data and processed on rising
edge of every eighth serial clock signal.
The serial data input is determined to be the display data when A0 is high, and it is control data when A0 is low. A0 is read on rising edge of every eighth clock signal.
Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and ambient noise. Operation checkout on the actual machine is recommended.


Figure 1

## Chip Select Inputs

The SED1526 series can interface to microprocessor when $\overline{\mathrm{CS} 1}$ is low and CS2 is high.
When these pins are set to any other combination, D0 to D7 are high impedance. A0, $\overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ input are disabled. However, the reset signal is entered regardless of $\overline{\mathrm{CS} 1}$ and CS2 setup. The internal IC status including LCD driver circuit is held until a reset signal is entered.

## Access to Display Data RAM and Internal Registers

The SED1526 series can perform a series of pipeline processing between LSI's using bus holder of internal data bus in order to match the operating frequency of display RAM and internal registers with the microprocessor. For example, the microprocessor reads data
from display RAM in the first read (dummy) cycle, stores it in bus holder, and outputs it onto system bus in the next data read cycle. Also, the microprocessor temporarily stores display data in bus holder, and stores it in display RAM until the next data write cycle starts.
When viewed from the microprocessor, the SED1526 series access speed greatly depends on the cycle time rather than access time to the display RAM ( $\mathrm{t}_{\mathrm{ACC}}$ and $\mathrm{t}_{\mathrm{DS}}$ ). It shows the data transfer speed to/ from the microprocessor can increase. If the cycle time is inappropriate, the microprocessor can insert the NOP instruction that is equivalent to the wait cycle setup. However, there is a restriction in the display RAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).
-Write


- Read


Figure 2

## Busy Flag

The Busy flag is set when the SED1526 series starts to operate. During operating, it accepts Read Status instruction only. The busy flag signal is output at pin D7 when Read Status is issued. If the cycle time ( $\mathrm{t}_{\mathrm{cyc}}$ ) is correct, the microprocessor needs not to check the flag before issuing a command. This can greatly improve the microprocessor performance.

## Initial Display Line Register

When the display RAM data is read, the display line according to COM0 (usually, the top line of screen) is determined using register data. The register is also used for screen scrolling and page switching.

The Set Display Start Line command sets the 5 -bit display start address in this register. The register data is preset on the line counter each time FR signal status changes. The line counter is incremented by oscillator circuit output (in master mode) or CL input (in slave mode), and it generates a line address to allow 80 -bit sequential data output from display RAM to LCD driver circuit.

## Column Address Counter

This is a 7-bit presettable counter that provides column address to the display RAM (refer to Figure 4). It is incremented by 1 when a Read/ Write command is entered. However, the counter is not incremented but locked if a non-existing address above 50 H is specified. It is
unlocked when a column address is set again. The Column Address counter is independent of Page Address register.
When ADC Select command is issued to display inverse display, the column address decoder inverts the relationship between RAM column address and display segment output.

## Page Address Register

This is a 4-bit page address register that provides page address to the display RAM (refer to Figure 4). The microprocessor issues Set Page Address command to change the page and access to another page. Page address 4 (D2 is high, but D0 and D1 are low) is RAM area dedicate to the indicator, and display data D0 is only valid.

## Display Data RAM

The display data RAM stores pixel data for LCD. It is a 33 -column by 80 -row ( 4 -page by $8+1$ bit) addressable array. Each pixel can be selected when page and column addresses are specified.
The time required to transfer data is very short because the microprocessor enters D0 to D7 corresponding to LCD common lines as shown in Figure 3. Therefore, multiple SED1526's can easily configure a large display having the high flexibility with very few data transmission restriction.
The microprocessor writes and reads data to/from the RAM through I/O buffer. As LCD controller operates independently, data can be written into RAM at the same time as data is being displayed, without causing the LCD to flicker.


Figure 3

Relationship between display data RAM and addresses (if initial display line is 08):


Figure 4

## Display Timing Generator Circuit

This section explains how the display timing generator circuit operates.

## Signal generation to line counter and display data latch circuit

The line address counter, RAM, and latch circuit of the SED1526 series operate synchronous to the display clock (the oscillator circuit outp).mm The LCD drive signal is sent to LCD panel driver output pin SEGn.

The timing of LCD panel driver outputs is independent of the timing of RAM data input from microprocessor.

## LCD AC Signal (FR)

The LCD AC signal, FR, is generated from the display clock. The FR controller generates dual-frame AC driver waveforms for LCD panel driver circuit.

- Dual-frame AC driver waveforms
(If SED1526 is used in 1/16 duty)



## Common timing Signals

The common timing generator circuit uses the display clock to generate common timing signal and FR frame signal. The Duty Select command can select $1 / 8$ or $1 / 16$ duty (SED1526). A combination of Select Duty and Duty+1 commands can select $1 / 9$ or 1/17 duty (SED1526).

## Display Data Latch Circuit

This circuit temporarily stores (or latches) display data (during a single common signal period) when it is output from display RAM to LCD panel driver circuit. This latch is controlled by Display ON/ OFF and Static Drive ON/OFF commands. These commands do not alter the data.

## LCD Driver

This is a multiplexer circuit consisting of 96 segment outputs to generate four-level LCD panel drive signals. The circuit also has a pair of COM outputs for indicator display.
The COMn output has a shift register to sequentially output COM scan signals. The LCD panel drive voltage is generated by a specific combination of display data, COM scan signal, and FR signal. Figure 6 gives an example of SEG and COM output waveforms.

## Oscillation Circuit

This is a low power consumption CR oscillator having an oscillator resistor, and its output is used as the display timing signal source or as the clock for voltage boost circuit of LCD power supply. The display clock output can be stopped by Clock Stop command to minimize the current consumption of LCD panel.

## Power Supply Circuit

The power supply circuit produces voltage to drive LCD panel at low power consumption. The power circuit consists of three subcircuits: voltage tripler, voltage regulator, and voltage follower. The voltage tripler outputs $\mathrm{V}_{\mathrm{DD}}-\left(\mathrm{V}_{\mathrm{SS}} \times 2\right)$ or $-\left(\mathrm{V}_{\mathrm{SS}} \times 3\right)$ voltage at $\mathrm{V}_{\mathrm{OUT}}$. The regulator circuit generates $\mathrm{V}_{5}$ voltage using external resistor. The voltage follower circuit changes the impedance of $V_{1}$ to $V_{4}$ that are generated from $\mathrm{V}_{5}$ through division with internal resistors. (Details are explained later.)
SED1526 series can drive LCD panel using on-chip power circuit. However, the on-chip power circuit is intended to use for a small LCD panel and it is inappropriate to a large panel requiring multiple driver chips. As the large LCD panel has the dropped display quality due to large load capacity, it must use an external power source. The power circuit is controlled by Set Power Control command. This command sets a three-bit data in Power Control register to select one of eight power circuit functions. The external power supply and part of on-chip power circuit functions can be used simultaneously. The following explains how the Set Power Control command works.
[Control by Set Power Control command]
D2 turns on when triple booster control bit goes high, and D2 turns off when this bit goes low.
D1 turns on when voltage regulator control bit goes high, and D1 turns off when this bit goes low.
D0 turns on when voltage follower control bit goes high, and D0 turns off when this bit goes low.
[Practical combination examples]

| D2 D1 D0 | Voltage <br> booster | Voltage <br> regulator | Voltage <br> follower | External voltage <br> input | Voltage booster <br> terminal | Voltage regulator <br> terminal |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | ON | ON | ON | - | Used |
| 1 | 0 | 0 | ON | OFF | OFF | - | Used |
| 0 | 1 | 1 | OFF | ON | ON | To $V_{\text {OUT }}$ | OPEN |

To use the on-chip (internal) power supply only, set (D2,D1,D0) $=(1,1,1)$.

To use the voltage booster circuit only, set (D2,D1,D0)=(1,0,0).
To use the voltage regulator and voltage follower, set (D2,D1,D0) $=(0,1,1)$.

To use an external power supply only, set (D2,D1,D0) $=(0,0,0)$.
Notes: 1. The voltage booster terminals are CAP1+, CAP1-, CAP2+, and CAP2-.
2. The above listed examples are the most practical use to control each circuit using control bits. Any other setup is unpractical and omitted in this manual.
3. The V/F circuit alone cannot be used. When this circuit is used, the V adjustment circuit must be set simultaneously.


Potential during double boosting

## Voltage tripler

If capacitors C 1 are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, and between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\text {OUT }}$, the potential between $V_{D D}$ and $V_{S S}$ is boosted to triple toward negative side and it is output at VOUT. For double boosting, remove only capacitor C1 between CAP2+ and CAP2-, open CAP2+, and jumper between CAP2- and V (CAP2-).

The booster receives signals from oscillator circuit and, therefore, the oscillator must be active. The following shows the boosted potential.


Potential during triple boosting

## SED1526 Series

## Voltage regulator

The boosting voltage occurring at $\mathrm{V}_{\text {OUT }}$ is sent to the voltage regulator and the $\mathrm{V}_{5}$ liquid crystal display (LCD) drive voltage is output. This V 5 voltage can be determined by the following equation when resistors Ra and $\mathrm{Rb}(\mathrm{R} 1, \mathrm{R} 2$ and R 3$)$ are adjusted within the range of $\left|\mathrm{V}_{5}\right|<\left|\mathrm{V}_{\mathrm{OUT}}\right|$.
where, $\mathrm{V}_{\text {REG }}$ is the constant voltage source of the IC, and it is constant $\left(\mathrm{V}_{\mathrm{REG}} \doteqdot-3.1 \mathrm{~V}\right) .\left(\mathrm{V}_{\mathrm{REG}}=\right.$ Type 1$) \mathrm{V}_{\mathrm{REG}}=\mathrm{V}_{\mathrm{SS}}\left(\mathrm{V}_{\mathrm{DD}}\right.$ basis $)$ ( $\mathrm{V}_{\mathrm{REG}}=$ Type2)
$\mathrm{I}_{\text {REF }}$ is the voltage regulation current of the Electronic Volume Control Function, and $\mathrm{I}_{\mathrm{REF}} \doteqdot 2.4 \mu \mathrm{~A}$ if the electronic volume control register (32-state) has (D4,D3,D2,D1,D0) $=(1,1,1,1,1$ ).
To adjust the $\mathrm{V}_{5}$ output voltage, insert a variable resistor between $V_{R}, V_{D D}$ and $V_{5}$ as shown. A combination of $R 1$ and $R 3$ constant resistors and R2 variable resistor is recommended for fine-adjustment of $\mathrm{V}_{5}$ voltage.

Setup example of resistors R1, R2 and R3:
When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0) $=(0,0,0,0,0))$ :

$$
\begin{aligned}
& \mathrm{V}_{5}=\left(1+\frac{\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2}{\mathrm{R} 1+\Delta \mathrm{R} 2}\right) \cdot \mathrm{V}_{\mathrm{REG}} \\
& \text { From equations (2), (3) and (4): } \\
& \mathrm{R} 1=2.0 \mathrm{M} \Omega \\
& \mathrm{R} 2=1.0 \mathrm{M} \Omega \\
& \mathrm{R} 3=3.0 \mathrm{M} \Omega
\end{aligned}
$$

The voltage regulator circuit has a temperature gradient of approximately $-0.17 \% /{ }^{\circ} \mathrm{C}$ as the $\mathrm{V}_{\text {REG }}$ voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.
As the VR pin has a high input impedance, the shielded and short lines must be protected from a noise interference.
When the $\mathrm{V}_{\text {REG }}=$ Type 2, similarly preset $\mathrm{R} 1, \mathrm{R} 2$ and R 3 on the basis of $V_{\text {REG }}=V_{\text {SS }}$.

## Voltage regulator circuit using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage.
This function sets five-bit data in the electronic volume control register, and the $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage can be one of 32-state voltages.


To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.
Also, when the voltage tripler off, the voltage must be supplied from V OUT terminal.

When the Electronic Volume Control Function is used, the $\mathrm{V}_{5}$ voltage can be expressed as follows:

$$
\begin{array}{r}
\mathrm{V}_{5}=\left(1+\begin{array}{l}
\mathrm{Rb} \\
\mathrm{Ra}
\end{array}\right) \cdot \mathrm{V}_{\mathrm{REG}}+\mathrm{I}_{\mathrm{REF}} \cdot \mathrm{Rb} \ldots \ldots \ldots \ldots \ldots . . .(5)  \tag{5}\\
(\text { Variable voltage range })
\end{array}
$$

The increased $\mathrm{V}_{5}$ voltage is controlled by use of $\mathrm{I}_{\text {REF }}$ current source of the IC. (For 32 voltage levels, $\Delta \mathrm{I}_{\mathrm{REF}}=\mathrm{I}_{\mathrm{REF}} / 31$ )

The minimum setup voltage of the $\mathrm{V}_{5}$ absolute value is determined by the ratio of external Ra and Rb , and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:
(1) Determine Rb resistor depending on the $\mathrm{V}_{5}$ variable voltage range by use of the Electronic Volume Control.

$$
\mathrm{Rb}=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\mathrm{I}_{\mathrm{REF}}}
$$

(2) To obtain the minimum voltage of the $\mathrm{V}_{5}$ absolute value, determine Ra using the Rb of Step (1) above.

$$
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5}}{\mathrm{~V}_{\mathrm{REG}}}-1} \quad\left[\mathrm{~V}_{5}=(1+\mathrm{Rb} / \mathrm{Ra}) \cdot \mathrm{V}_{\mathrm{REG}}\right]
$$

The SED1526 series have the built-in $V_{\text {REG }}$ reference voltage and $\mathrm{I}_{\text {REF }}$ current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below. Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.
$\mathrm{V}_{\text {REG }}=-3.1 \mathrm{~V} \pm 0.4 \mathrm{~V}$ (Type1) $\quad \mathrm{V}_{\text {REG }}=-0.17 \% /{ }^{\circ} \mathrm{C}$
$\mathrm{V}_{\text {REG }}=\mathrm{V}_{\text {SS }}\left(\mathrm{V}_{\text {DD }}\right.$ basis) $\left(\right.$ Type2) $\quad \mathrm{V}_{\text {REG }}=-0.00 \% /{ }^{\circ} \mathrm{C}$
$\mathrm{I}_{\text {REF }}=-1.2 \mu \mathrm{~A} \pm 40 \%$ (For 16 levels) $\quad \mathrm{I}_{\text {REF }}=0.011 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$
$\mathrm{I}_{\text {REF }}=-2.4 \mu \mathrm{~A} \pm 40 \%$ (For 32 levels) $\quad \mathrm{I}_{\text {REF }}=0.022 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}$
Ra is a variable resistor that is used to correct the V5 voltage change due to Vreg and Iref variation. Also, the contrast adjustment is recommended for each IC chip.
Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0) $=(1,0,0,0,0)$ or ( $0,1,1,1,1$ ) first.
When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ by sending the $\overline{\mathrm{RES}}$ signal or by issuing the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:

V 5 maximum voltage: $\mathrm{V} 5=-6.2 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0)=(0,0,0,0,0))
$\mathrm{V}_{5}$ minimum voltages: $\mathrm{V}_{5}=-8.6 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0)=(1,1,1,1,1))
$\mathrm{V}_{5}$ variable voltage range: 2.4 V
Variable voltage levels: 32 levels
(1) Determining the Rb :

$$
\mathrm{Rb}=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\left|\mathrm{I}_{\mathrm{REF}}\right|}=\begin{gathered}
2.4 \mathrm{~V} \\
2.4 \mu \mathrm{~A}
\end{gathered} \quad \underline{\mathrm{Rb}=1.0 \mathrm{M} \Omega}
$$

(2) Determining the Ra:

$$
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5} \mathrm{max}}{\mathrm{~V}_{\text {REG }}}-1}=\frac{1.0 \mathrm{M} \Omega}{\frac{-6.2 \mathrm{~V}}{-3.1 \mathrm{~V}}-1}
$$

## $\underline{\mathrm{Ra}=1.0 \mathrm{M} \Omega}$

According to the $\mathrm{V}_{5}$ voltage and temperature change, equation (5) can be as follows (if $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ reference):

If $\mathrm{Ta}=25^{\circ} \mathrm{C}$ :

$$
\begin{aligned}
\mathrm{V}_{5} \max & =(1+\mathrm{Rb} / \mathrm{Ra}) \cdot \mathrm{V}_{\mathrm{REG}} \\
& =(1+1 \mathrm{M} \Omega / 1 \mathrm{M} \Omega) \times(-3.1 \mathrm{~V}) \\
& =-6.2 \mathrm{~V} \\
\mathrm{~V}_{5} \min & =\mathrm{V}_{5} \max +\mathrm{Rb} \cdot \mathrm{I}_{\mathrm{REF}} \\
& =-6.2 \mathrm{~V}+1 \mathrm{M} \Omega \times(-2.4 \mu \mathrm{~A}) \\
& =-8.6 \mathrm{~V}
\end{aligned}
$$

If $\mathrm{Ta}=-10^{\circ} \mathrm{C}$ :

$$
\mathrm{V}_{5} \max =(1+\mathrm{Rb} / \mathrm{Ra}) \cdot \mathrm{V}_{\mathrm{REG}}
$$

$$
=(1+1 \mathrm{M} \Omega / 1 \mathrm{M} \Omega) \times(-3.1 \mathrm{~V}) \times\left\{1+\left(-0.17 \% /{ }^{\circ} \mathrm{C}\right)\right.
$$

$$
\left.\times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\}
$$

$$
=-6.57 \mathrm{~V}
$$

$$
\mathrm{V}_{5} \min =\mathrm{V}_{5} \max +\mathrm{Rb} \cdot \mathrm{I}_{\mathrm{REF}}
$$

$$
=-6.57 \mathrm{~V}+1 \mathrm{M} \Omega \times\left\{-2.4 \mu \mathrm{~A}+\left(0.022 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\right.
$$

$$
\left.\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\}
$$

$$
=-8.20 \mathrm{~V}
$$

$$
\text { If } \begin{aligned}
& \mathrm{Ta}=50^{\circ} \mathrm{C}: \\
& \mathrm{V}_{5} \mathrm{max}=(1+\mathrm{Rb} / \mathrm{Ra}) \cdot \mathrm{V}_{\mathrm{REG}} \\
&=(1+1 \mathrm{M} \Omega / 1 \mathrm{M} \Omega) \times(-3.1 \mathrm{~V}) \times\left\{1+\left(-0.17 \% /{ }^{\circ} \mathrm{C}\right)\right. \\
&\left.\times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-5.94 \mathrm{~V} \\
& \mathrm{~V}_{5} \mathrm{~min} \mathrm{~V}_{5} \max +\mathrm{Rb} \cdot \mathrm{I}_{\mathrm{REF}} \\
&=-5.94 \mathrm{~V}+1 \mathrm{M} \Omega \times\left\{-2.4 \mu \mathrm{~A}+\left(0.022 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\right. \\
&\left.\left(-50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-8.89 \mathrm{~V}
\end{aligned}
$$

The margin must also be determined in the same procedure given above by considering the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. This margin calculation results show that the $\mathrm{V}_{5}$ center value is affected by the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. The voltage setup width of the Electronic Volume Control depends on the $\mathrm{I}_{\text {REF }}$ variation. When the typical value of $0.2 \mathrm{~V} /$ step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.
When the $\mathrm{V}_{\text {REG }}=$ Type 2, it so becomes that $\mathrm{V}_{\text {REG }}=\mathrm{V}_{\text {SS }}$ and there is no temperature gradient. However, $\mathrm{I}_{\text {REF }}$ carries the same temperature characteristics as with $\mathrm{V}_{\text {REG }}=$ Type 1 .

## Voltage generator for LCD (Voltage fullower)

The $\mathrm{V}_{5}$ potential is divided using resistance within IC and $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $V_{4}$ potentials are generated for LCD panel drive. These potentials are then converted in impedance by voltage follower, and sent to LCD driver circuit.
Because the LCD drive voltage has been fixed to each model, the display quality may drop in specific duty selected by Select Duty command. If it occurs, use an external power supply.

| Model | LCD drive voltage |
| :---: | :---: |
| SED1526 | $1 / 5$ of bias voltage |
| SED1528 | $1 / 7$ of bias voltage |

Subsection gives wiring examples and reference parts list when onchip power supply is used and when not used.

## Command sequence for built-in power circuit startup

The built-in power circuit must follow the command sequence given below.

- To start the built-in power circuit when logic units are being powered:

- To start the built-in power circuit after release of Power Save mode:

* When the Set Power Control command is issued, the V dD level signal is output at both COM and SEG terminals for approximately 200 msec . Any other command can be entered during this period.


## SED1526 Series

When turning off the built-in power circuit, observe the following command sequence to mainyain power save status.

When turning off the built-in power supply:


* Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and Vss2) of this IC are being switched over by use of the transistor with very low ONresistance of about $10 \Omega$. However, when installing the COG ,

Exemplary connection diagram 1.

the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally. Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.
Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.


## Reset Circuit

The SED1526 series chip parameters are initialized when both SR1 and SR2 are set to low.

## Initial parameter setup

1. Display
: Off
2. Duty cycle
3. ADC select
4. Read-modify-write
5. Power Control register
6. Initial Display Line register
7. Column Address counter
8. Page Address register
9. Register data of serial interface: Cleared
10. Electronic control register

| 11. Static drive | $:$ Off |
| :--- | :--- |
| 12. Clock | $:$ Output |

As explained in Section 4-32, the microprocessor should also be reset when SR1 and SR2 are reset. The SR1 and SR2 go low only when logical low pulses are entered at least 10 microseconds (refer to Section for AC characteristics). The normal reset signal appears 1 microsecond after the rising edge of this signal. If the on-board LCD power circuit of the SED1526 series is not used, both SR1 and SR2 must be low when an external LCD power is supplied. If not low, the IC chip may be destroyed by surge current. When reset, each register is cleared but the present setup of oscillator circuit and output terminals (FR, CL, D0 to D7) is not cleared.
As the SED1526 series does not have a Power-On Clear circuit, both SR1 and SR2 must go low when logic power applies. If not, any recovery may fail.
The Reset command can reset parameters 6 to 10 listed above.


Figure 6

## SED1526 Series

## COMMANDS

Page 4-21 lists available commands. The SED1526 series uses a combination of $\mathrm{A} 0, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ (or $\mathrm{R} / \overline{\mathrm{W}}$ ) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only (any external clock is required), its processing speed is very high and its busy check is usually not required.

## - Command set

(1) Display ON/OFF

Alternatively turns the display on and off.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

The display turns off when D goes low, and it turns on when D goes high.
(2) Initial Display Line

Specifies line address (refer to Figure 4) to determine the initial display line, or COM0. The RAM display data becomes the top line of LCD screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | $\overline{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | F4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | A4 | A3 | A2 | A1 | A0 |


| A4 | A3 | A2 | A1 | A0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 2 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 0 | 30 |
| 1 | 1 | 1 | 1 | 1 | 31 |

(3) Set Page Address

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed.
Page address 4 is the display RAM area dedicate to the indicator, and only D0 is valid for data change.

| A 0 | $\overline{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{WR}}}{\overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | A 2 | A 1 | A 0 |


| A2 | A1 | A0 | Page Address |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |

(4) Set Column Address

Specifies column address of display RAM. When the microprocessor repeats to access to the display RAM, the column address counter is incremented by 1 during each access until address 80 is accessed. The page address is not changed during this time.

| A0 | $\overline{\mathrm{RD}}$ | $\mathrm{R} / \overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |


| A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | $:$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

(5) Read Status

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ONOFF | RESET | PS | 0 | 0 | 0 |

BUSY: When high, the SED1526 series is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.

ADC: Indicates the relationship between RAM column address and segment drivers. When low, the display is normal and column address "79-n" corresponds to segment driver n. When high, the display is reversed and column address n corresponds to segment driver n.

ON/OFF: Indicates whether the display is on or off. When goes low, the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.

RESET: Indicates the initialization is in progress by SR1 and SR2 to go low or by Reset command. When low, the display is on. When high, the chip is being reset.

PS: When low, LCD panel is in Power Save mode.
(6) Write Display Data

Writes 8 -bit data in display RAM. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

(7) Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details.

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

(8) ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pins can be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

SED1526 Series

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D is low, the right rotation (normal direction). When D is high, the left rotation (reverse direction).
(9) Static Drive ON/OFF

Forcibly turns the entire display ON and makes all common outputs selectable regardless of RAM data contents. The RAM data is held.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D goes low, the static drive turns off. When D goes high, the static drive turns on.

The LCD panel enters Power Save mode if Static Drive ON command is issued when the display is off. Refer to the Power Save section for details.
(10) Select Duty

Selects the LCD driver duty. However, the bias of LCD driver voltage is fixed when on-chip power circuit is used (refer to Subsection).

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D |


| Model | D | Duty |
| :---: | :---: | :---: |
| SED1526 | 0 | $1 / 8$ |
|  | 1 | $1 / 16$ |
| SED1528 | 0 | $1 / 32$ |
|  | 1 | $1 / 32$ |

(11) Duty +1

Increments the duty by 1 . If $1 / 8$ duty is set for the SED 1526 , for example, it is incremented to $1 / 9$ duty. If $1 / 16$ duty is set, it is incremented to $1 / 17$ duty. The COMS terminal functions as COM8 or COM16. The display line of RAM area corresponding to page address 4 , or D0, is always accessed.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | D |


| Model | D | Duty |
| :---: | :---: | :---: |
| SED1526 | 0 | $1 / 8$ or $1 / 16$ |
|  | 1 | $1 / 9$ or $1 / 17$ |
| SED1528 | 0 | $1 / 32$ |
|  | 1 | $1 / 33$ |

(12) Read-Modify-Write

A pair of Read-Modify-Write and End commands must always be used. Once Read-Modify-Write is issued, column address is not incremented by Read Display Data command but incremented by Write Display Data command only. It continues until End command is issued. When the End is issued, column address returns to the address when Read-ModifyWrite was issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{W}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note: Any command except Read/Write Display Data and Set Column Address can be issued during Read-Modify-Write mode.

- Cursor display sequence



## SED1526 Series

(13) End

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write was issued).

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |


(14) Reset

Resets the Initial Display Line register, Column Address counter, Page Address register, register data of serial interface, and Electronic Control register to their initial status. The Reset command does not affect on the contents of display RAM. Refer to the Reset circuit section of FUNCTIONAL DESCRIPTION.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The Reset command cannot initialize LCD power supply. Only RES (that sets SR1 and SR2 to low) can initialize the supplies.
(15) Set Power Control

Selects one of eight power circuit functions using 3-bit register. An external power supply and part of on-chip power supply functions can be used simultaneously. Refer to Power Circuit section of FUNCTIONAL DESCRIPTION for details.

| $\mathrm{A0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D 2 | D 1 | D 0 |

When D0 goes low, voltage follower turns off. When D0 goes high, it turns on.
When D1 goes low, voltage regulator turns off. When D1 goes high, it turns on.
When D2 goes low, voltage booster turns off. When D2 goes high, it turns on.
(16) Set Electronic Control

Adjusts the contrast of LCD panel display by changing $\mathrm{V}_{5} \mathrm{LCD}$ drive voltage that is output by voltage regulator of on-chip power supply.
This command selects one of $32 \mathrm{~V}_{5} \mathrm{LCD}$ drive voltages by storing data in 5-bit register. The $\mathrm{V}_{5}$ voltage adjusting range should be determined depending on the external resistance. Refer to the Voltage Regulator Circuit section of FUNCTIONAL DESCRIPTION for details.
This command is valid only when voltage regulator circuit is turned on by Set Power Control command.

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RR}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | D 4 | D 3 | D 2 | D 1 | D 0 |


| D4 | D3 | D2 | D1 | D0 | $\left\|V_{5}\right\|$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | Low |
| 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | $\downarrow$ |
|  |  | $\downarrow$ |  |  |  |
| 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 0 | High |

Set register to $(D 4, D 3, D 2, D 1, D 0)=(0,0,0,0,0)$ to suppress electronic control function.
(17) Clock Stop

Stops clock output at CL to reduce current consumption.

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | F 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | D |

Clock outputs when D is low, but clock stops when D is high.
(18) Power Save (a combination with Static Drive command) Sets LCD panel in power save mode if Static Drive ON is issued when the display is off. Power consumption drops power consumption level.
When LCD panel enters Power Save mode:
(a) Both oscillator and power supply stop.
(b) LCD driver stops, and segment and common driver have $\mathrm{V}_{\mathrm{DD}}$ level output.
(c) External clock input is disabled, and clock output is set to low (at CL).
(d) Both display data and operation mode before issue of Power Save are held.
(As the power control register is cleared, the Set Power Control command must be issued again after the Power Save mode has been released.)
(e) All LCD driver voltages are fixed to $\mathrm{V}_{\mathrm{DD}}$.

The Power Save is released when the display is turned on or when Static Drive OFF is issued. If external voltage driver resistors are used to supply voltage to LCD panel, current passing through resistors must be cut off. An external power supply must be turned off if used; its voltage must be fixed to floating or $\mathrm{V}_{\mathrm{DD}}$ level.

* When the SED1526 family is operating, the internal status data set by commands is held. However, the internal status may change due to an excessive ambient noise. The package and system noise generation must be suppressed or a noise protection design must be considered.
We recommend to periodically refresh the internal status data to prevent a spike noise and other interference.

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| (1) Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Turns on LCD panel when goes high, and turns off when goes low. |
| (2) Initial Display Line | 0 | 1 | 0 | 1 | 1 | 0 | Initia | disp | ay a | ress |  | Specifies RAM display line for COM0. |
| (3) Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | Page | add |  | Sets the display RAM page in Page Address register. |
| (4) Set Column Address | 0 | 1 | 0 | 0 | Column address |  |  |  |  |  |  | Sets RAM column address in Column register. |
| (5) Read Status | 0 | 0 | 1 | Status |  |  |  |  | 0 | 0 | 0 | Reads the status information. |
| (6) Write Display Data | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data in display RAM. |
| (7) Read Display Data | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads data from display RAM. |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets normal relationship between RAM column address and segment driver when low, but reverses the relationship when high. |
| (9) Static Drive ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Normal indication when low, but full indication when high. |
| (10) Duty Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $0$ | Selects LCD driver duty of $1 / 8$ (1/ 16) when low and $1 / 16$ (1/32) when high. |
| (11) Duty+1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects normal LCD driver duty when low, and selects the duty added by 1 when high. |
| (12) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments Column Address counter during each write when high and during each read when low. |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read-Modify-Write. |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Resets internal functions. |
| (15) Set Power Control | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | Pow | r con |  | Selects various power circuit functions. |
| (16) Set Electronic Control | 0 | 1 | 0 | 1 | 0 | 0 | Elec | onic | contr | valu |  | Sets $\mathrm{V}_{5}$ output voltage to Electronic Control register. |
| (17) Clock Stop | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Stops clock output at CL when low, and stops clock when high. |
| (18) Power Save | - | - | - | - | - | - | - | - | - | - | - | A combination of Display OFF and Static Drive ON commands. |

Note: Do not use any other command, or the system malfunction may result.

## SED1526 Series

## ABSOLUTE MAXIMUM RATINGS

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | VDD | -0.3 to +7.0 | V |
|  | Triple voltage conversion | VDD | -0.3 to +6.0 |  |
| Driver supply voltage range (1) |  | V5 | -18.0 to +0.3 | V |
| Driver supply voltage range (2) |  | V1, V2, V3, V4 | V5 to +0.3 | V |
| Input voltage range |  | VIN | -0.3 to VdD+0.3 | V |
| Output voltage range |  | VO | -0.3 to VdD+0.3 | V |
| Allowable loss |  | PD | 250 | mW |
| Operating temperature range |  | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | QFP • TCP | TstG | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Bear chip |  | -55 to +125 |  |
| Soldering temperature and time |  | Tsolder | 260-10 (at leads) | ${ }^{\circ} \mathrm{C} \cdot \mathrm{sec}$ |



Notes: 1. $\mathrm{V}_{1}$ to $\mathrm{V}_{5}, \mathrm{~V}_{\text {OUT }}$, and $\mathrm{V}_{\text {REG }}$ voltages are based on $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$.
2. Voltages $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5} \mathrm{~V}_{\mathrm{SS}} \geq \mathrm{V}_{\text {OUT }}$ must always be satisfied.
3. If an LSI exceeds its absolute maximum rating, it may be damaged permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, an LSI malfunction or reduced LSI reliability may result.
4. The moisture resistance of the flat package may drop during soldering. Take care not to excessively heat the package resin during chip mounting.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.

| Item |  |  | Symbol | Condition | Min. | Typ. | Max. | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | wer voltage (1) | Operational | $V_{\text {DD }}$ |  | 2.4 |  | 6.0 | V | $V_{D D}{ }^{* 1}$ |
| Operating voltage <br> (2) |  | Operational | $V_{5}$ |  | -13.0 |  | -4.0 | V | $V_{5}{ }^{* 2}$ |
|  |  | Operational | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  | $0.6 \times \mathrm{V}_{5}$ |  | $V_{D D}$ | V | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |
|  |  | Operational | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  | $V_{5}$ |  | $0.4 \times \mathrm{V}_{5}$ | V | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |
| High-level input voltage |  |  | $\mathrm{V}_{\mathrm{IHC}}$ |  | $0.7 \times V_{\text {DD }}$ |  | $V_{D D}$ | V | *3 |
|  |  |  | $V_{D D}=2.7 \mathrm{~V}$ | $0.8 \times V_{\text {DD }}$ |  | $V_{D D}$ |  |  |
| $\left.\begin{array}{\|l\|} \infty \\ \sum_{0} \\ \hline \end{array} \right\rvert\,$ | Low-level input voltage |  |  | VILC |  | $\mathrm{V}_{S S}$ |  | $0.3 \times V_{\text {DD }}$ | V | *3 |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |  | $\mathrm{V}_{S S}$ |  | $0.2 \times V_{\text {DD }}$ |  |  |  |
|  | High-level output voltage |  | V ${ }_{\text {OHC }}$ | $\mathrm{IOH}^{\text {a }}=-1 \mathrm{~mA}$ | $0.8 \times V_{\text {DD }}$ |  | $V_{D D}$ | V | * 4 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | $0.8 \times V_{\text {DD }}$ |  | $V_{D D}$ |  |  |  |
|  | Low-level output voltage |  |  | Volc | $\mathrm{IOH}=1 \mathrm{~mA}$ | $\mathrm{V}_{S S}$ |  | $0.2 \times V_{\text {DD }}$ | V | *4 |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  | $\mathrm{V}_{S S}$ |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ |  |  |  |
|  | High-level input voltage |  | $\mathrm{V}_{\text {IHS }}$ |  | $0.4 \times \mathrm{V}_{\mathrm{DD}}$ |  | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ | V | *5 |  |
|  |  |  | $V_{D D}=2.7 \mathrm{~V}$ | $0.4 \times V_{\text {DD }}$ |  | $0.8 \times V_{\text {DD }}$ |  |  |  |
|  | Low-level input voltage |  |  | VILS |  | $0.2 \times V_{\text {D }}$ |  | $0.6 \times \mathrm{V}_{\mathrm{DD}}$ | V | * 5 |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ |  | $0.6 \times \mathrm{V}_{\mathrm{DD}}$ |  |  |  |
| Input leakage current |  |  | l LI |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | * 6 |  |
| Output leakage current |  |  | ILO |  | -3.0 |  | 3.0 | $\mu \mathrm{A}$ | *7 |  |
| LCD driver ON resistance |  |  | Ron | $\mathrm{Ta}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{5}=-0.5 \mathrm{~V}$ |  | 15.0 | 30.0 | K $\Omega$ | $\begin{aligned} & \text { SEGO to } 79 \\ & \text { COS0 to } 15 \\ & \text { COMS } \quad \text { a } \\ & \hline \end{aligned}$ |  |
| Static current consumption |  |  | IDDQ | $\overline{C S}=C_{L}=V_{D D}$ |  | 0.05 | 3.0 | $\mu \mathrm{A}$ | $V_{\text {DD }}$ |  |
| Input pin capacity |  |  | $\mathrm{C}_{\text {IN }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 5.0 | 8.0 | pF | Input pins |  |
| CL output frequency |  |  | $\mathrm{f}_{\mathrm{CL}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to 5 V | 2.4 | 2.9 | 3.7 | kHz | *8 <br> Applies to the SED1526*B*, SED1528*B* |  |
|  |  |  | 4.8 |  | 5.8 | 7.4 |  |  |  |

## Dynamic current consumption (1) when the built-in power supply is OFF

1.7 times of normal products apply to fcL $=5.8 \mathrm{kHz}$ products of SED1526FB* and SED1528FB*.
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1526 | IDD (1) | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-6.0 \mathrm{~V}$ | - | 9.1 | 18 | $\mu \mathrm{A}$ | *12 |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$ | - | 12.0 | 24 |  |  |
| SED1528 |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 7.5 | 15 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 9.5 | 19 |  |  |

Dynamic current consumption (2) when the built-in power supply is ON (Display all white)
1.7 times of normal products apply to $\mathrm{fcL}=5.8 \mathrm{kHz}$ products of SED1526FB* and SED1528FB**
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1526 | IdD (2) | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-6.0 \mathrm{~V}$, dual boosting | - | 31 | 62 | $\mu \mathrm{A}$ | *13 |
|  |  | VDD $=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-6.0 \mathrm{~V}$, triple boosting | - | 44 | 88 |  |  |
| SED1528 |  | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$, dual boosting | - | 37 | 74 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$, triple boosting | - | 55 | 110 |  |  |

Dynamic current consumption (2) when the built-in power supply is ON (Display checker pattern)
1.7 times of normal products apply to $\mathrm{fcL}=5.8 \mathrm{kHz}$ products of SED1526FB* ${ }^{*}$ and SED1528FB**.
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1526 | Idd (2) | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V} D \mathrm{DD}=-6.0 \mathrm{~V}$, dual boosting | - | 34 | 68 | $\mu \mathrm{A}$ | *13 |
|  |  | $\mathrm{V}_{D D}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{D D}=-6.0 \mathrm{~V}$, triple boosting | - | 46 | 92 |  |  |
| SED1528 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$, dual boosting | - | 42 | 84 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V} D \mathrm{LD}=-8.0 \mathrm{~V}$, triple boosting | - | 60 | 120 |  |  |

Current consumption during Power Save mode $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power save <br> mode | IDDS1 | SED1526, SED1528 | - | 3 | 6 | $\mu A$ | - |

## Typical current consumption characteristics (reference data)

- Dynamic current consumption (1) when LCD external power mode lamp is ON


Conditions: The built-in power supply is
OFF and an external power supply is used.
SED1526 V5-VdD $=-6.0 \mathrm{~V}$
SED1528 V5-VdD=-8.0V
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Remarks: *12
1.7 times of normal products apply to $\mathrm{fcL}=5.8 \mathrm{kHz}$ products of SED1526FB* and SED1528FB*.
(V)

- Dynamic current consumption (2) when the LCD built-in power supply lamp is ON
 $\mathrm{Ta}=25^{\circ} \mathrm{C}$
IDD (2)
Conditions: The built-in power supply is ON.
SED1526 $\mathrm{V}_{5}$-VDD=-6.0V dual boosting SED1528 $\mathrm{V}_{5}$-VDD=-8.0V triple boosting
Remarks: *13
1.7 times of normal products apply
to $\mathrm{fcL}=5.8 \mathrm{kHz}$ products of
SED1526FB* and SED1528FB*.
- Current consumption I DD during access (2) during MPU access cycle


It shows the current consumption when a checker pattern is always written in fSYNC timing.
When not accessed, only the current consumption of IDD (2) occurs.

Conditions: SED1526 $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$, dual boosting SED1528 V5 - VDD $=-8.0 \mathrm{~V}$, triple boosting $\mathrm{Ta}=25^{\circ} \mathrm{C}$

|  | Item | Symbol | Conditions | Min. | Typ. | Max. | Unit | Pins used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input voltage | $V_{\text {DD }}$ | - | 2.4 | - | 6.0 | V | *10 |
|  | Booster output voltage | V OUT | $V_{\text {DD }}$ reference (during triple boosting) | -16.5 | - | - | V | $V_{\text {OUT }}$ |
|  | Voltage regulator circuit operating voltage | V OUT | $V_{\text {DD }}$ reference | -16.5 | - | -4.0 | V | $\mathrm{V}_{\text {OUT }}$ |
|  | Voltage follower operating voltage | $V_{5}$ | $V_{\text {DD }}$ reference | -13.0 | - | -4.0 | V | *11 |
|  | Reference voltage | VREG | VDD reference $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -3.5 | -3.1 | -2.7 | V | $\mathrm{V}_{\mathrm{R}}$ |

* See notes below.
*1 Although the wide range of operating voltage is guaranteed, a spike voltage change during access to the MPU is not guaranteed.
*2 The operating voltage range of the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ systems (See Figure 9.)
The operating voltage range is applied if an external power supply is used.
*3 Pins D0 to D5, A0, CS1, CS2, RD (E), WR (R/W), M/S, CL, and FR
*4 Pins D0 to D7, FR, and CL
*5 Pins SI (D7), SCL (D6), SR1, and SR2
*6 Pins A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{M} / \mathrm{S}, \mathrm{SR} 1$, and SR2
*7 Applied if pins D0 to D7, FR, and CL are high impedance.
*8 For the relationship between CL output frequency and frames, see Figure 7.
For the relationship between CL output frequency and power voltage, see Figure 8.
For the relationship between CL output frequency and temperature, see Figure 11.
*9 The resistance when the 0.1 -volt voltage is applied between the SEG and COM output terminals and each power terminal $\left(\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}\right.$ or $\mathrm{V}_{4}$ ). It must be within operating voltage (2).
$\mathrm{RON}=0.1 \mathrm{~V} / \Delta \mathrm{I}$
where, $\Delta \mathrm{I}$ is the current that flows between power supply and SEG or COM terminal when the 0.1 -volt voltage is applied.
*10 If the triple voltage by the built-in power circuit are used the $\mathrm{V}_{\mathrm{DD}}$ primary power must be used within the input voltage range.
*11 The $\mathrm{V}_{5}$ voltage can be adjusted within the voltage follower operating range by use of voltage regulator.
*12 Applied if the built-in oscillation circuit is used and if not accessed by the MPU.
*13 Applied if the built-in oscillation circuit and the built-in power circuit are used, and if not accessed by the MPU.
The current flowing through the voltage regulator resistors (R1, R2 and R3) is not included.
When the built-in voltage booster is used, the current consumption for the $\mathrm{V}_{\mathrm{DD}}$ power supply is shown.
- Relationship between CL output frequency and frames (SED 1526 series)

The relationship between CL output frequency $\left(\mathrm{f}_{\mathrm{CL}}\right)$ and frame frequency ( $\mathrm{f}_{\mathrm{F}}$ ) can be determined as follows:

|  | Duty | $\mathrm{f}_{\mathrm{F}}$ |
| :---: | :---: | :---: |
| SED1526 | $1 / 9$ <br> $1 / 17$ | $8 \cdot \mathrm{Fosc} / 288$ <br> $8 \cdot \mathrm{fosc}^{2} / 272$ |
| SED1528 | $1 / 33$ | $8 \cdot \mathrm{fosc} / 264$ |

Figure 7
(" $\mathrm{f}_{\mathrm{F}}$ " indicates the LCD current alternating cycle, but not the cycle of $\mathrm{f} F$ signals.)

- Relationship between CL output frequency and power voltage


Figure 8

## SED1526 Series

- Operating voltage range on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$

- IDD measuring circuits

- Relationship between CL output frequency and temperature



## AC Characteristics

(1) System buses

Read/write characteristics I (8080-series microprocessor)

$V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time | A0 | $\begin{aligned} & \mathrm{t}_{\mathrm{AHB}} \\ & \mathrm{t}_{\mathrm{AW} 8} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time |  | $\mathrm{t}_{\mathrm{CYC8}}$ |  | 400 |  | ns |
| Control L pulse width (WR) <br> Control L pulse width (RD) <br> Control H pulse width (WR) <br> Control H pulse width (RD) | $\begin{aligned} & \overline{W R} \\ & \frac{R D}{W R} \\ & \frac{W D}{R D} \end{aligned}$ | tcclw tcclR tcchw $t_{\text {CCHR }}$ |  | $\begin{array}{r} 100 \\ 75 \\ 145 \\ 145 \end{array}$ |  |  |
| Data setup time Data hold time |  | $\begin{aligned} & \mathrm{t}_{\mathrm{DS} 8} \\ & \mathrm{t}_{\mathrm{DH} 8} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 10 \end{aligned}$ |  | ns |
| $\overline{\mathrm{RD}}$ access time Output disable time | D0 to D7 | $\mathrm{t}_{\mathrm{ACC}}$ $\mathrm{t}_{\mathrm{CH}}$ | $\mathrm{CL}=100 \mathrm{pF}$ | 10 | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time | A0 | $\begin{aligned} & \mathrm{t}_{\mathrm{AH} 8} \\ & \mathrm{t}_{\mathrm{AW} 8} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time |  | $\mathrm{t}_{\mathrm{CYC8}}$ |  | 800 |  | ns |
| Control L pulse width (WR) Control L pulse width (RD) Control H pulse width (WR) Control H pulse width (RD) | $\begin{aligned} & \frac{W R}{} \\ & \frac{\mathrm{RD}}{\mathrm{WR}} \\ & \frac{R D}{} \end{aligned}$ | $t_{\text {CCLW }}$ <br> tcCLR <br> tcchw <br> $t_{\mathrm{CCHR}}$ |  | $\begin{aligned} & 185 \\ & 185 \\ & 285 \\ & 285 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  | tDS8 <br> tDH8 |  | $\begin{array}{r} 160 \\ 20 \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{ACCB}} \\ & \mathrm{t}_{\mathrm{CH} 8} \\ & \hline \end{aligned}$ | CL= 100pF | 20 | $\begin{aligned} & 180 \\ & 120 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Notes: 1. $\mathrm{t}_{\mathrm{CCLW}}$ and $\mathrm{t}_{\text {CCLR }}$ are limited depending on the overlap time of $\overline{\mathrm{CS} 1}$ low (CS2 high) and $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ low.
2. The input signal rise and fall times must be within 15 nanoseconds.
3. All signal timings are limited based on $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$ voltage.

## SED1526 Series

(2) System buses

Read/write characteristics II (6800-series microprocessor)

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $\mathrm{t}_{\mathrm{CYC6}}$ |  | 400 |  | ns |
| Address setup time Address hold time |  | $\begin{gathered} \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}) \\ \mathrm{AO} \end{gathered}$ | $t_{\mathrm{AW} 6}$ |  | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{DS} 6} \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output disable time Access time |  |  | toh6 <br> $t_{\text {ACC6 }}$ | CL= 100pF | 10 | $\begin{aligned} & 60 \\ & 90 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable low pulse width | READ | $\overline{\mathrm{RD}}$ (E) | $\mathrm{t}_{\text {EWLR }}$ |  | 85 |  | ns |
|  | WRITE |  | $t_{\text {EWLW }}$ |  | 75 |  | ns |
| Enable high pulse width | READ | $\overline{\mathrm{RD}}$ (E) | $t_{\text {EWHR }}$ |  | 135 |  | ns |
|  | WRITE |  | $\mathrm{t}_{\text {EWHW }}$ |  | 145 |  | ns |

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $t_{\text {CYC6 }}$ |  | 800 |  | ns |
| Address setup time Address hold time |  | $\begin{gathered} \overline{W R}(\mathrm{R} / \overline{\mathrm{W}}) \\ \mathrm{AO} \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{AW} 6} \\ & \mathrm{t}_{\mathrm{AH} 6} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  | D0 to D7 | $t_{\text {DS6 }}$ $\mathrm{t}_{\mathrm{DH}}$ |  | $\begin{array}{r} 160 \\ 20 \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output disable time Access time |  |  | $\mathrm{t}_{\mathrm{OH} 6}$ <br> $t_{\text {ACC6 }}$ | CL= 100pF | 20 | $\begin{aligned} & 120 \\ & 180 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable low pulse width | READ | $\overline{\mathrm{RD}}$ (E) | tewlR |  | 185 |  | ns |
|  | WRITE |  | $t_{\text {EWLW }}$ |  | 145 |  | ns |
| Enable high pulse width | READ | $\overline{\mathrm{RD}}$ (E) | $\mathrm{t}_{\text {EWHR }}$ |  | 285 |  | ns |
|  | WRITE |  | $\mathrm{t}_{\text {EWHW }}$ |  | 325 |  | ns |

Notes: 1. $\mathrm{t}_{\text {EWHR }}$ and $\mathrm{t}_{\text {EWHW }}$ are limited depending on the overlap time of $\overline{\mathrm{CS} 1}$ low (CS2 high) and $\overline{\mathrm{RD}}$ (E) high.
2. The input signal rise and fall times must be within 15 nanoseconds.
3. All signal timings are limited based on $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$ voltage.
(3) Serial interface

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle Serial clock H pulse width Serial clock L pulse width | Serial clock | $t_{\text {SCYC }}$ <br> $t_{\text {SHW }}$ <br> tsLW |  | $\begin{aligned} & 500 \\ & 150 \\ & 150 \end{aligned}$ |  | ns ns ns |
| Address setup time Address hold time | A0 | $t_{\text {SAS }}$ <br> $t_{\text {SAH }}$ |  | $\begin{aligned} & 120 \\ & 200 \end{aligned}$ |  | ns ns |
| Data setup time Data hold time | Serial data | $t_{\text {SDS }}$ <br> $t_{\text {SDH }}$ |  | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{CS}}$ serial clock time | $\begin{gathered} \overline{\mathrm{CS1}} \\ (\mathrm{CS} 2=" 1 ") \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{CSS}} \\ & \mathrm{t}_{\mathrm{CSH}} \end{aligned}$ |  | $\begin{array}{r} 80 \\ 400 \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle <br> Serial clock H pulse width <br> Serial clock L pulse width | Serial clock | tscyc <br> tsHW <br> tsLw |  | $\begin{array}{r} 1000 \\ 300 \\ 300 \end{array}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Address setup time Address hold time | A0 | $\begin{aligned} & \mathrm{t}_{\mathrm{SAS}} \\ & \mathrm{t}_{\mathrm{SAH}} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time | Serial data | $\begin{aligned} & \mathrm{t}_{\mathrm{SDS}} \\ & \mathrm{t}_{\mathrm{SDH}} \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{CS}}$ serial clock time | $\begin{gathered} \overline{\mathrm{CS} 1} \\ (\mathrm{CS} 2=" 1 ") \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{CSS}} \\ & \mathrm{t}_{\mathrm{CSH}} \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 800 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Notes: 1. The input signal rise and fall times must be within 15 nanoseconds.
2. All signal timings are limited based on $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$ voltage.

## SED1526 Series

(4) Display control timing


| $V_{S S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Low level pulse width | CL | $t_{\text {WLCL }}$ |  | 35 |  |  | $\mu \mathrm{s}$ |
| High level pulse width |  | $t_{\text {WHCL }}$ |  | 35 |  |  | $\mu \mathrm{s}$ |
| Rise time |  | tr |  |  | 30 | 120 | ns |
| Fall time |  | tf |  |  | 30 | 120 | ns |
| FR delay time | FR | $t_{\text {DFR }}$ |  | -1.0 | 0.2 | 1.0 | $\mu \mathrm{s}$ |

V SS $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low level pulse width | CL | $t_{\text {WLCL }}$ |  | 70 |  |  | $\mu \mathrm{s}$ |
| High level pulse width |  | $\mathrm{t}_{\text {WHCL }}$ |  | 70 |  |  | $\mu \mathrm{s}$ |
| Rise time |  | tr |  |  | 60 | 240 | ns |
| Fall time |  | tf |  |  | 60 | 240 | ns |
| FR delay time | FR | $t_{\text {DFR }}$ |  | -2.0 | 0.4 | 2.0 | $\mu \mathrm{s}$ |

Output timing $\quad \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{D F R}$ | $C L=100 \mathrm{pF}$ |  | 0.2 | 0.4 | $\mu \mathrm{~s}$ |

$$
\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 4.5 \mathrm{~V}, \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}
$$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{D F R}$ | $C L=100 \mathrm{pF}$ |  | 0.4 | 0.8 | $\mu \mathrm{~s}$ |

Notes: 1. All signal timings are limited based on $20 \%$ and $80 \%$ of $V_{\text {DD }}$ voltage.
(5) Reset timing


| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | $\mathrm{t}_{\mathrm{R}}$ |  | 1.0 |  |  | $\mu \mathrm{s}$ |
| Reset low pulse width | Reset input | $t_{\text {RW }}$ |  | 10 |  |  | $\mu \mathrm{s}$ |

$$
\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}
$$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | $t_{R}$ |  | 3.0 |  |  | $\mu \mathrm{~s}$ |
| Reset low pulse width | Reset input | $\mathrm{t}_{\mathrm{RW}}$ |  | 30 |  |  | $\mu \mathrm{~s}$ |

Notes: $1 . \mathrm{t}_{\mathrm{R}}$ (reset time) represents the period from rising edge of reset input to end of internal circuit reset. The SED1526 series can operate normally after $\mathrm{t}_{\mathrm{R}}$.
2. $t_{R W}$ specifies the minimum pulse width of reset input. The low pulse exceeding $t_{R W}$ is required for reset.
3. The input signal rise and fall times must be within 15 nanoseconds.
4. All signal timings are limited based on $20 \%$ and $80 \%$ of $V_{D D}$ voltage.

## SED1526 Series

## EXTERNAL WIRINGS

## Power Supply and LCD Power Circuit

If a single SED1526 series chip is used and if on-board power supply is used and not used


Parts list (Reference)

Variable V $5 \fallingdotseq-9.3$ to -6.2 V

|  |  |
| :---: | :---: |
| C 1 | 0.1 to $1 \mu \mathrm{~F}$ |
| C 2 | 0.1 to $1 \mu \mathrm{~F}$ |
| R 1 | $2.0 \mathrm{M} \Omega$ |
| R 1 | $1.0 \mathrm{M} \Omega$ |
| R 1 | $3.0 \mathrm{M} \Omega$ |

If on-chip power supply is NOT used




Setting value for your reference: $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.
In order to select an optimum value for resistor R4, you should reference the LCD and the drive waveform.

Notes: 1. Because of high input impedance on VR terminal, wiring should made as short as possible and shielded wire should be used for the wiring.
2. C 1 and C 2 depend on size of the liquid crystal panel to be driven. The value to be selected for C 1 and C 2 must be able to stabilize the liquid crystal drive voltage.
[A setting example]
Turn on the voltage regulator circuit and the voltage follower circuit to apply voltage to Vout externally. Display the LCD heavy load patterns (horizontal stripe-shaped), then select the C 2 value that can stabilize the liquid crystal drive voltages (V1 to V5). All C2 capacity values selected, however, must be the same. Then, turn on every built-in power supplies and select an appropriate C 1 value.
3. In order to regulate the voltage, a capacitor must be connected between VdD and Vss (near to the IC).

## Microprocessor Interface

The SED1526 series chips can directly connect to 8080 and 6800 -series microprocessors. Also, serial interfacing requires less signal lines between them.

## 8080-series microprocessors

Wiring example 1:


Wiring example 2:


## SED1526 Series

## 6800-series microprocessors

Wiring example 1:


Wiring example 2:


## Serial interface

## Wiring example 1:



Wiring example 2:


## SED1526 Series

## LCD Panel and Wiring Examples

## Single-chip configuration



## DIMENSIONS

## Plastic 128-Pin QFP5 Package



The package dimensions are subject to change without notice.

## TPC shape SED1526ToA (Reference drawing)

- Base: U-rexS, $75 \mu \mathrm{~m}$
- Copper foil: Electrolytic copper foil, $35 \mu \mathrm{~m}$
- Sn plating
- Product pitc
- Solder resist positional tolerance: $\pm 0.3$

This dimensional outline drawing is subject to change for improvements without prior notice

## 5. SED1530 Series

## Contents

OVERVIEW ..... 5-1
FEATURES ..... 5-1
BLOCK DIAGRAM (SED1530D ${ }_{0 B}$ ) ..... 5-2
IN ASSIGNMENT ..... 5-3
Pad Center Coordinates ..... 5-4
PIN DESCRIPTION ..... 5-5
Power Supply ..... 5-5
LCD Driver Supplies ..... 5-5
Microprocessor Interface ..... 5-5
LCD Driver Outputs ..... 5-6
FUNCTIONAL DESCRIPTION ..... 5-8
Microprocessor Interface ..... 5-8
Access to Display Data RAM and Internal Registers ..... 5-9
Busy Flag ..... 5-9
Initial Display Line Register ..... 5-9
Column Address Counter ..... 5-10
Page Address Register ..... 5-10
Display Data RAM ..... 5-10
Output Status Selector ..... 5-12
Display Timing Generator ..... 5-12
Display Data Latch Circuit ..... 5-13
LCD Driver ..... 5-13
Oscillator Circuit ..... 5-13
Power Supply Circuit ..... 5-13
Reset Circuit ..... 5-17
COMMANDS ..... 5-19
COMMAND DESCRIPTION ..... 5-24
ABSOLUTE MAXIMUM RATINGS ..... 5-27
ELECTRICAL CHARACTERISTICS ..... 5-28
DC Characteristics ..... 5-28
AC Characteristics ..... 5-32
MICROPROCESSOR INTERFACE (Reference example) ..... 5-36
8080-series microprocessors ..... 5-36
6800-series microprocessors ..... 5-36
Serial interface ..... 5-36
CONNECTION BETWEEN LCD Drivers ..... 5-37
SED1531 to SED1635 ..... 5-37
SED1530 to SED1531 ..... 5-37
SED1532 to SED1532 ..... 5-37

## OVERVIEW

The SED1530 series is a single-chip LCD driver for dot-matrix liquid crystal displays (LCD's) which is directly connectable to a microcomputer bus. It accepts 8-bit serial or parallel display data directly sent from a microcomputer and stores it in an on-chip display RAM. It generates an LCD drive signal independent of microprocessor clock.
The use of the on-chip display RAM of $65 \times 132$ bits and a one-toone correspondence between LCD panel pixel dots and on-chip RAM bits permits implementation of displays with a high degree of freedom.
As a total of 133 circuits of common and segment outputs are incorporated, a single chip of SED1530 series can make $33 \times 100$ $\operatorname{dot}(16 \times 16$-dot kanji font: 6 columns $\times 2$ lines) displays, and a single chip of SED1531 can make $65 \times 132$-dot (kanji font: 8 columns x 4 lines) displays when the SED1531 is combined with the common driver SED1635.
The SED1532 can display the $65 \times 200$-dot (or 12 -column by 4 -line Kanji font) area using two ICs in master and slave modes. As an independent static indicator display is provided for time-division driving, the low-power display is realized during system standby and others.
No external operation clock is required for RAM read/write opera-
tions. Accordingly, this driver can be operated with a minimum current consumption and its on-board low-current-consumption liquid crystal power supply can implement a high-performance handy display system with a minimum current consumption and a smallest LSI configuration.
Two types of SED1530 series are available: one in which common outputs are arranged on a single side and the other in which common outputs are arranged on both sides.

## FEATURES

- Direct RAM data display using the display RAM. When RAM data bit is 0 , it is not displayed. When RAM data bit is 1 , it is displayed. (At normal display)
- RAM capacity: $65 \times 132=8580$ bits
- High-speed 8-bit microprocessor interface allowing direct connection to both the 8080 and 6800.
- Serial interface
- Many command functions: Read/Write Display Data, Display ON/OFF, Normal/Reverse Display, Page Address Set, Set Display Start Line, Set Column Address, Read Status, All Display ON/OFF, Set LCD Bias, Electronic contrast Controls, Read Modify Write, Select Segment Driver Direction, Power Save
- Series specifications (in cases of chip shipments)

Type 1 [ $V_{\text {REG }}$ (Built-in power supply regulating voltage)
Temperature gradient: $-0.2 \% /{ }^{\circ} \mathrm{C}$ ]

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| SED1530D0* | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM single-side layout |
| SED1530DA* | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM dual-side layout |
| SED1531D0* | $1 / 65$ | $1 / 6,1 / 8$ | 132 | 0 | $65 \times 132$ | SED1635 is used as the COM. |
| SED1532D0* | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, right-hand layout |
| SED1532DB $*$ | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, left-hand layout |
| SED1535DA* | $1 / 35$ | $1 / 5,1 / 6$ | 98 | 35 | $35 \times 98$ | COM both-side layout |

Type 2 [VREG Temperature gradient: $\left.0.00 \% /{ }^{\circ} \mathrm{C}\right]$

| Name | Duty | LCD bias | Segment driver | COM driver | Display area | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| SED1530DF* | $1 / 33$ | $1 / 5,1 / 6$ | 100 | 33 | $33 \times 100$ | COM both-side layout |
| SED1532DE* | $1 / 65$ | $1 / 6,1 / 8$ | 100 | 33 | $65 \times 200$ | COM single-side, right-hand layout |
| SED1533DF* | $1 / 17$ | $1 / 5$ | 116 | 17 | $17 \times 116$ | COM both-side layout |
| SED1534DE* | $1 / 9$ | $1 / 5$ | 124 | 9 | $9 \times 124$ | COM single-side layout |

Note: The SED1530 series has the following subcodes depending on their shapes. (The SED1530 examples are given.)
SED1530T $* *$ : TCP (The TCP subcode differs from the inherent chip subcode.)

SED1530D**: Bear chips $\quad \square \quad$ SED1530D $* \mathrm{~A} \quad$ : Aluminum pad

- On-chip LCD power circuit: Voltage booster, voltage regulator, voltage follower $\times 4$.
- On-chip electronic contrast control functions
- Ultra low power consumption
- Power supply voltages: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}} \quad-2.4 \mathrm{~V}$ to -6.0 V

$$
\mathrm{V}_{\mathrm{DD}}-\mathrm{V} 5 \quad-4.5 \mathrm{~V} \text { to }-16.0 \mathrm{~V}
$$

- Wide operating temperature range:
$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
- CMOS process
- Package: TCP and bare chip
- Non-radiation-resistant design


PIN ASSIGNMENT

## SED1530 series chips



## Pad Center Coordinates

Unit: $\mu \mathrm{m}$

| $\begin{array}{\|r} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN <br> Name | X | Y | $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y | $\begin{array}{r\|} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN <br> Name | X | Y | $\begin{gathered} \text { PAD } \\ \text { No. } \end{gathered}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0127 | 2986 | 2142 | 51 | O5 | -2986 | 2142 | 101 | O55 | -1298 | -2142 | 151 | 0105 | 3178 | -472 |
| 2 | 0128 | 2862 |  | 52 | 06 | -3178 | 2006 | 102 | O56 | -1180 |  | 152 | 0106 |  | -354 |
| 3 | 0129 | 2738 |  | 53 | 07 |  | 1888 | 103 | O57 | -1062 |  | 153 | 0107 |  | -236 |
| 4 | 0130 | 2614 |  | 54 | O8 |  | 1770 | 104 | 058 | -944 |  | 154 | 0108 |  | -118 |
| 5 | 0131 | 2490 |  | 55 | 09 |  | 1652 | 105 | O59 | -826 |  | 155 | 0109 |  | 0 |
| 6 | COMS | 2366 |  | 56 | 010 |  | 1534 | 106 | 060 | -708 |  | 156 | 0110 |  | 118 |
| 7 | FRS | 2242 |  | 57 | 011 |  | 1416 | 107 | O61 | -590 |  | 157 | 0111 |  | 236 |
| 8 | FR | 2124 |  | 58 | 012 |  | 1298 | 108 | O62 | -472 |  | 158 | 0112 |  | 354 |
| 9 | DYO | 2006 |  | 59 | 013 |  | 1180 | 109 | 063 | -354 |  | 159 | 0113 |  | 472 |
| 10 | CL | 1888 |  | 60 | 014 |  | 1062 | 110 | O64 | -236 |  | 160 | 0114 |  | 590 |
| 11 | $\overline{\text { DOF }}$ | 1770 |  | 61 | 015 |  | 944 | 111 | O65 | -118 |  | 161 | 0115 |  | 708 |
| 12 | VS1 | 1652 |  | 62 | 016 |  | 826 | 112 | 066 | 0 |  | 162 | 0116 |  | 826 |
| 13 | M/S | 1534 |  | 63 | 017 |  | 708 | 113 | 067 | 118 |  | 163 | 0117 |  | 944 |
| 14 | RES | 1416 |  | 64 | 018 |  | 590 | 114 | 068 | 236 |  | 164 | 0118 |  | 1062 |
| 15 | P/S | 1298 |  | 65 | 019 |  | 472 | 115 | 069 | 354 |  | 165 | 0119 |  | 1180 |
| 16 | CS1 | 1180 |  | 66 | O20 |  | 354 | 116 | 070 | 472 |  | 166 | 0120 |  | 1298 |
| 17 | CS2 | 1062 |  | 67 | O21 |  | 236 | 117 | 071 | 590 |  | 167 | 0121 |  | 1416 |
| 18 | C86 | 944 |  | 68 | O 22 |  | 118 | 118 | 072 | 708 |  | 168 | 0122 |  | 1534 |
| 19 | A0 | 826 |  | 69 | O 23 |  | 0 | 119 | 073 | 826 |  | 169 | 0123 |  | 1652 |
| 20 | $\overline{\mathrm{WR}}(\mathrm{W} / \overline{\mathrm{R}})$ | 708 |  | 70 | O 24 |  | -118 | 120 | 074 | 944 |  | 170 | 0124 |  | 1770 |
| 21 | $\overline{\mathrm{RD}}(\mathrm{E})$ | 590 |  | 71 | O 25 |  | -236 | 121 | 075 | 1062 |  | 171 | 0125 |  | 1888 |
| 22 | Vdd | 472 |  | 72 | O26 |  | -354 | 122 | 076 | 1180 |  | 172 | 0126 | V | 2006 |
| 23 | D0 | 354 |  | 73 | O27 |  | -472 | 123 | 077 | 1298 |  |  |  |  |  |
| 24 | D1 | 236 |  | 74 | O 28 |  | -590 | 124 | 078 | 1416 |  |  |  |  |  |
| 25 | D2 | 118 |  | 75 | O29 |  | -708 | 125 | 079 | 1534 |  |  |  |  |  |
| 26 | D3 | 0 |  | 76 | O30 |  | -826 | 126 | 080 | 1652 |  |  |  |  |  |
| 27 | D4 | -118 |  | 77 | O31 |  | -944 | 127 | 081 | 1770 |  |  |  |  |  |
| 28 | D5 | -236 |  | 78 | O32 |  | -1062 | 128 | O82 | 1888 |  |  |  |  |  |
| 29 | D6(SCL) | -354 |  | 79 | O33 |  | -1180 | 129 | 083 | 2006 |  |  |  |  |  |
| 30 | D7(SI) | -472 |  | 80 | O34 |  | -1298 | 130 | 084 | 2124 |  |  |  |  |  |
| 31 | Vss | -590 |  | 81 | O35 |  | -1416 | 131 | O85 | 2242 |  |  |  |  |  |
| 32 | Vout | -708 |  | 82 | O36 |  | -1534 | 132 | O86 | 2366 |  |  |  |  |  |
| 33 | CAP3- | -826 |  | 83 | O37 |  | -1652 | 133 | 087 | 2490 |  |  |  |  |  |
| 34 | CAP1+ | -944 |  | 84 | O38 |  | -1770 | 134 | 088 | 2614 |  |  |  |  |  |
| 35 | CAP1- | -1062 |  | 85 | O39 |  | -1888 | 135 | 089 | 2738 |  |  |  |  |  |
| 36 | CAP2+ | -1180 |  | 86 | O40 | $\downarrow$ | -2006 | 136 | 090 | 2862 |  |  |  |  |  |
| 37 | CAP2- | -1298 |  | 87 | O41 | -2986 | -2142 | 137 | 091 | 2986 | V |  |  |  |  |
| 38 | $V_{5}$ | -1416 |  | 88 | O42 | -2862 |  | 138 | 092 | 3178 | -2006 |  |  |  |  |
| 39 | VR | -1534 |  | 89 | O43 | -2738 |  | 139 | 093 |  | -1888 |  |  |  |  |
| 40 | Vdd | -1652 |  | 90 | 044 | -2614 |  | 140 | 094 |  | -1770 |  |  |  |  |
| 41 | $\mathrm{V}_{1}$ | -1770 |  | 91 | O45 | -2490 |  | 141 | 095 |  | -1652 |  |  |  |  |
| 42 | V 2 | -1888 |  | 92 | O46 | -2366 |  | 142 | 096 |  | -1534 |  |  |  |  |
| 43 | $\mathrm{V}_{3}$ | -2006 |  | 93 | 047 | -2242 |  | 143 | 097 |  | -1416 |  |  |  |  |
| 44 | $\mathrm{V}_{4}$ | -2124 |  | 94 | O48 | -2124 |  | 144 | 098 |  | -1298 |  |  |  |  |
| 45 | $\mathrm{V}_{5}$ | -2242 |  | 95 | O49 | -2006 |  | 145 | 099 |  | -1180 |  |  |  |  |
| 46 | O0 | -2366 |  | 96 | O50 | -1888 |  | 146 | 0100 |  | -1062 |  |  |  |  |
| 47 | O1 | -2490 |  | 97 | O51 | -1770 |  | 147 | 0101 |  | -944 |  |  |  |  |
| 48 | O 2 | -2614 |  | 98 | O52 | -1652 |  | 148 | 0102 |  | -826 |  |  |  |  |
| 49 | O3 | -2738 |  | 99 | 053 | -1534 |  | 149 | 0103 |  | -708 |  |  |  |  |
| 50 | O4 | -2862 | $\checkmark$ | 100 | O54 | -1416 | $\checkmark$ | 150 | 0104 | $\downarrow$ | -590 |  |  |  |  |

## PIN DESCRIPTION

## Power Supply

| Name | I/O | Description |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply | +5 V power supply. Connect to microprocessor power supply pin $\mathrm{V}_{\mathrm{CC}}$. |  |  |  | 2 |
| $V_{S S}$ | Supply | Ground |  |  |  | 1 |
| $\begin{aligned} & \mathrm{V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \\ & \mathrm{~V}_{5} \end{aligned}$ | Supply | LCD driver s impedance-c for applicatio $V_{D D} \geq V_{1} \geq V^{2}$ When the on are given to performed by are fixed to | upply voltages. Th onverted by a resis <br> . Voltages should $2 \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5}$ chip operating pow $V_{1}$ to $V_{4}$ by the onthe Set LCD Bias (5 bias.) | e voltage determ stive driver or an be the following <br> wer circuit is on, chip power circu command. (Th | mined by LCD cell is operational amplifier relationship: <br> the following voltages it. Voltage selection is SED1533 and SED1534 | 6 |

## LCD Driver Supplies

| Name | I/O | Description | Number of pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | DC/DC voltage converter capacitor 1 positive connection | 1 |
| CAP1- | O | DC/DC voltage converter capacitor 1 negative connection | 1 |
| CAP2+ | O | DC/DC voltage converter capacitor 2 positive connection | 1 |
| CAP2- | O | DC/DC voltage converter capacitor 2 negative connection | 1 |
| CAP3- | O | DC/DC voltage converter capacitor 1 negative connection | 1 |
| V OUT $^{\text {VR }}$ | I/O | DC/DC voltage converter output | 1 |
| I | Voltage adjustment pin. Applies voltage between VDD and V5 using <br> a resistive divider. | 1 |  |

## Microprocessor Interface

| Name | I/O | Description | Number of pins |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { D0 to D7 } \\ (\mathrm{SI}) \\ (\mathrm{SCL}) \end{gathered}$ | I/O | 8 -bit bi-directional data bus to be connected to the standard 8-bit or 16-bit microprocessor data bus. <br> When the serial interface selects; <br> D7: Serial data input (SI) <br> D6: Serial clock input (SCL) | 8 |
| A0 | I | Control/display data flag input. It is connected to the LSB of microprocessor address bus. When low, the data on D0 to D7 is control data. When high, the data on D0 to D7 is display data. | 1 |
| RES |  | When $\overline{R E S}$ is caused to go low, initialization is executed. A reset operation is performed at the $\overline{\mathrm{RES}}$ signal level. | 1 |
| $\begin{aligned} & \hline \overline{\mathrm{CS1}} \\ & \mathrm{CS2} \end{aligned}$ | 1 | Chip select input. Data input/output is enabled when -CS1 is low and CS2 is high. When chip select is non-active, D0 to D7 will be "HZ". | 2 |
| RD <br> (E) | 1 | - When interfacing to an 8080 series microprocessor: Active low. This input connects the RD signal of the 8080 series microprocessor. While this signal is low, the SED1530 series data bus output is enabled. <br> - When interfacing to a 6800 series microprocessor: Active high. This is used as an enable clock input pin of the 6800 series microprocessor. | 1 |

SED1530 Series


## LCD Driver Outputs

| Name | 1/0 | Description |  |  |  |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M/S | 1 | SED1530 series master/slave mode select input. When a necessary signal is output to the LCD, the master operation is synchronized with the LCD system, while when a necessary signal is input to the LCD, the slave operation is synchronized with the LCD system. <br> $M / S=$ high: Master operation <br> M/S = low : Slave operation <br> The following is provided depending on the M/S status. |  |  |  |  |  |  |  |  | 1 |
|  |  | Model | Status | $\underset{\text { Oricult }}{\text { Of }}$ | Power supply circuit | CL | FR | DYO | FRS | DOF |  |
|  |  | SED153*D** | Master | Enabled | Enabled | Output | Output | Output | Output | Output |  |
|  |  |  | Slave | Disabled | Disabled | Input | Input | HZ | HZ | Input |  |
| CL | I/O | Display clock input/output. When the SED1530 series selects master/ slave mode, each CL pin is connected. When it is used in combination with the common driver, this input/output is connected to common driver YSCL pin.$\begin{aligned} & \text { M/S = high: Output } \\ & \text { M/S = low: Input } \end{aligned}$ |  |  |  |  |  |  |  |  | 1 |
| FR | I/O | LCD AC signal input/output. When the SED1530 series selects master/ slave mode, each FR pin is connected. <br> When the SED1530 series selects master mode this input/output is connected to the common driver FR pin. $\begin{aligned} & \text { M/S = high: Output } \\ & \text { M/S = low: Input } \end{aligned}$ |  |  |  |  |  |  |  |  | 1 |
| DYO | I/O | Common drive signal output. This output is enabled for only at master operation and connects to the common driver DIO pin. It becomes HZ at slave operation. |  |  |  |  |  |  |  |  | 1 |
| VS1 | 0 | Test pin. Don't connect. |  |  |  |  |  |  |  |  | 1 |
| DOF | I/O | LCD blanking control input/output. When the SED1530 series selects master/slave mode, the respective DOF pin is connected. When it is used in combination with the common driver (SED1635), this output/ input is connected to the common driver DOFF pin. <br> $\mathrm{M} / \mathrm{S}=$ high: Output <br> M/S = low: Input |  |  |  |  |  |  |  |  | 1 |
| FRS | 0 | Static drive output. <br> This is enabled only at master operation and used together with the FR pin. This output becomes HZ at slave operation. |  |  |  |  |  |  |  |  | 1 |



## SED1530 Series

## FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Interface type selection

The SED1530 series can transfer data via 8-bit bi-directional data buses (D7 to D0) or via serial data input (SI). When high or low is selected for the polarity of P/S pin, either 8-bit parallel data input or serial data input can be selected as shown in Table 1. When serial data input is selected, RAM data cannot be read out.

Table 1

| P/S | Type | CS1 | CS2 | A0 | RD | WR | C86 | D7 | D6 | D0 to D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\mathrm{L}}{\mathrm{H}}$ | Parallel input Serial input | $\frac{\overline{\mathrm{CS1}}}{\mathrm{CS1}}$ | $\begin{aligned} & \text { CS2 } \\ & \text { CS2 } \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { AO } \end{aligned}$ | $\underset{-}{\overline{R D}}$ | WR | C86 | $\begin{aligned} & \text { D7 } \\ & \text { SI } \end{aligned}$ | $\begin{gathered} \text { D6 } \\ \text { SCL } \end{gathered}$ | $\begin{aligned} & \text { D0 to D5 } \\ & (\mathrm{HZ}) \end{aligned}$ |

"-" must always be high or low.
Parallel input
When the SED1530 series selects parallel input ( $\mathrm{P} / \mathrm{S}=$ high ), the 8080 series microprocessor or 6800 series microprocessor can be selected by causing the C86 pin to go high or low as shown in Table 2.

Table 2

| C86 | Type | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\text { RD }}$ | WR | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | 6800 micro- <br> processor bus <br> 8080 micro- <br> processor bus | $\overline{\text { CS1 }}$ | CS1 | CS2 | A0 | E | R/ $\bar{W}$ |
| CS2 to D7 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RW}}$ | D0 to D7 |  |  |  |

## Data Bus Signals

The SED1530 series identifies the data bus signal according to A0, E, R/俭,$(\overline{\mathrm{RD}}, \overline{\mathrm{WR}})$ signals.
Table 3

| Common | $\mathbf{6 8 0 0}$ processor | $\mathbf{8 0 8 0}$ processor |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $(\mathbf{R} / \overline{\mathbf{W}})$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | Writes display data. |
| 0 | 1 | 0 | 1 | Reads status. |
| 0 | 0 | 1 | 0 | Writes control data in internal register. (Command) |

## Serial Interface ( $\mathrm{P} / \mathrm{S}$ is low)

The serial interface consists of an 8 -bit shift register and a 3 -bit counter. The serial data input and serial clock input are enabled when $\overline{\mathrm{CS} 1}$ is low and CS2 is high (in chip select status). When chip is not selected, the shift register and counter are reset.
Serial data of D7, D6, ..., D0 is read at D7 in this sequence when serial clock (SCL) goes high. They are converted into 8-bit parallel data and processed on rising edge of every eighth serial clock signal.
The serial data input (S1) is determined to be the display data when A 0 is high, and it is control data when A 0 is low. A0 is read on rising edge of every eighth clock signal.
Figure 1 shows a timing chart of serial interface signals. The serial clock signal must be terminated correctly against termination reflection and ambient noise. Operation checkout on the actual machine is recommended.


Figure 1

## Chip Select Inputs

The SED1530 series has two chip select pins, $\overline{\mathrm{CS} 1}$ and CS2 and can interface to a microprocessor when $\overline{\mathrm{CS} 1}$ is low and CS2 is high. When these pins are set to any other combination, D0 to D7 are high impedance and $\mathrm{A} 0, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are disabled.
When serial input interface is selected, the shift register and counter are reset.

## Access to Display Data RAM and Internal Registers

The SED1530 series can perform a series of pipeline processing between LSI's using bus holder of internal data bus in order to match the operating frequency of display RAM and internal registers with the microprocessor. For example, the microprocessor reads data from display RAM in the first read (dummy) cycle, stores it in bus holder, and outputs it onto system bus in the next data read cycle.

Also, the microprocessor temporarily stores display data in bus holder, and stores it in display RAM until the next data write cycle starts.
When viewed from the microprocessor, the SED1530 series access speed greatly depends on the cycle time rather than access time to the display RAM ( $\mathrm{t}_{\mathrm{ACC}}$ ). It shows the data transfer speed to/from the microprocessor can increase. If the cycle time is inappropriate, the microprocessor can insert the NOP instruction that is equivalent to the wait cycle setup. However, there is a restriction in the display RAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).

## -Write


-Read


Figure 2

## Busy Flag

The Busy flag is set when the SED1530 series starts to operate. During operating, it accepts Read Status instruction only. The busy flag signal is output at pin D7 when Read Status is issued. If the cycle time $\left(\mathrm{t}_{\mathrm{cyc}}\right)$ is correct, the microprocessor needs not to check the flag before issuing a command. This can greatly improve the microprocessor performance.

## Initial Display Line Register

When the display RAM data is read, the display line according to

COM0 (usually, the top line of screen) is determined using register data. The register is also used for screen scrolling and page switching.

The Set Display Start Line command sets the 6-bit display start address in this register. The register data is preset on the line counter each time FR signal status changes. The line counter is incremented by CL signal and it generates a line address to allow 132-bit

## Column Address Counter

This is a 8 bit presettable counter that provides column address to the display RAM (refer to Figure 4). It is incremented by 1 when a Read/ Write command is entered. However, the counter is not incremented but locked if a non-existing address above 84 H is specified. It is unlocked when a column address is set again. The Column Address counter is independent of Page Address register.
When ADC Select command is issued to display inverse display, the column address decoder inverts the relationship between RAM column address and display segment output.

## Page Address Register

This is a 4-bit page address register that provides page address to the display RAM (refer to Figure 4). The microprocessor issues Set Page Address command to change the page and access to another page. Page address 8 (D3 is high, but D2, D1 and D0 are low) is

RAM area dedicate to the indicator, and display data D0 is only valid.

## Display Data RAM

The display data RAM stores pixel data for LCD. It is a 65 -column by 132 -row ( 8 -page by 8 bit+1) addressable array. Each pixel can be selected when page and column addresses are specified.
The time required to transfer data is very short because the microprocessor enters D0 to D7 corresponding to LCD common lines as shown in Figure 3. Therefore, multiple SED1530's can easily configure a large display having the high flexibility with very few data transmission restriction.
The microprocessor writes and reads data to/from the RAM through I/O buffer. As LCD controller operates independently, data can be written into RAM at the same time as data is being displayed, without causing the LCD to flicker.


Figure 3

Relationship between display data RAM and addresses (if initial display line is 1 CH ):


Figure 4

## SED1530 Series

## Output Status Selector

The SED1530 series except SED1531 can set a COM output scan direction to reduce restrictions at LCD module assembly. This scan direction is set by setting " 1 " or " 0 " in the output status register D3. Fig. 5 shows the status.

Fig. 5 shows the status.

| LCD output |  |  | O0 |  |  |  | 0131 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC <br> (D0) | "0 |  | $\begin{aligned} & 0(\mathrm{H}) \longrightarrow \\ & 83(\mathrm{H}) \longleftarrow \end{aligned}$ |  | Column address |  | $\begin{array}{r} \rightarrow 83(\mathrm{H}) \\ \leftarrow 0(\mathrm{H}) \end{array}$ |
|  |  |  |  |  | Display data RAM |  |  |
|  |  | D3 |  |  |  |  |  |
| SED1530D0* |  | 0 | SEG100 |  |  | COM0 --------- COM31 |  |
|  |  | 1 | SEG100 |  |  | COM31---------- COM0 |  |
| SED1530DA* |  | 0 | COM15--0 |  | SEG100 |  | COM16--31 |
| SED1530DF* |  | 1 | COM16--31 |  | SEG100 |  | COM15--0 |
| SED1531D0* |  | - | SEG132 |  |  |  |  |
| $\begin{aligned} & \text { SED1532D0* } \\ & \text { SED1532DE* } \end{aligned}$ |  | 0 | SEG100 |  |  | COM0 ---------- COM31 |  |
|  |  | 1 | SEG100 |  |  | COM31---------- COM0 |  |
| SED1532Db* |  | 0 | COM31-------------- 0 |  | SEG100 |  |  |
|  |  | 1 | COM0 ---------------31 |  | SEG100 |  |  |
| SED1533DF* |  | 0 | COM7--0 |  | SEG116 |  | COM8--15 |
|  |  | 1 | COM8 --15 |  | SEG116 |  | COM7 --0 |
| SED1534DE* |  | 0 |  |  | SEG124 |  | COM0 - - 7 |
|  |  | 1 |  |  | SEG124 |  | COM7 --0 |
| SED1535DA* |  | 0 | COM17--0 |  | SEG98 |  | COM18--33 |
|  |  | 1 | COM16--33 |  | SEG98 |  | COM17--0 |

The COMS pin is assigned to COM32 on SED1530 and it is assigned to COM64 on SED1532 independent from their output status. The COMS pin of the SED1533 is assigned to COM16 and the COMS pin of the SED1534 is assigned to COM8.

Figure 5 shows the COM output pin numbers of SED1532D0* and SED1532DB* in the master mode. In the slave mode, COM0 to COM31 must be replaced by COM32 to COM63.


## Display Timing Generator

This section explains how the display timing generator circuit operates.

## Signal generation to line counter and display data latch circuit

The display clock (CL) generates a clock to the line counter and a latch signal to the display data latch circuit.
The line address of the display RAM is generated in synchronization with the display clock. 132-bit display data is latched by the display data latch circuit in synchronization with the display clock and output to the segment LCD drive output pin.
The display data is read to the LCD drive circuit completely independent of access to the display data RAM from the microprocessor.

## LCD AC signal (FR) generation

The display clock generates an LCD AC signal (FR). The FR causes the LCD drive circuit to generate a AC drive waveform. It generates a 2-frame AC drive waveform.

When the SED1530 is operated in slave mode on the assumption of multi-chip, the FR pin and CL pin become input pins.

## Common timing signal generation

The display clock generates an internal common timing signal and a start signal (DYO) to the common driver. A display clock resulting from frequency division of an oscillation clock is output from the CL pin.
When an AC signal (FR) is switched, a high pulse is output as a DYO output at the training edge of the previous display clock.
Refer to Fig. 6. The DYO output is output only in master mode. When the SED1530 series is used for multi-chip, the slave requires to receive the $\mathrm{FR}, \mathrm{CL}, \overline{\mathrm{DOF}}$ signals from the master.
Table 4 shows the FR, CL, DYO and $\overline{\mathrm{DOF}}$ status.
Table 4

| Model | Operation <br> mode | FR | CL | DYO | $\overline{\text { DOF }}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| SED153* $\mathrm{D}_{* *}$ | Master | Output | Output | Output | Output |
|  | Slave | Input | Input | Hz | Input |

Example of SED1530D0B 1/33 duty

- Dual-frame AC driver waveforms


Fig. 6

## Display Data Latch Circuit.

This circuit temporarily stores (or latches) display data (during a single common signal period) when it is output from display RAM to LCD panel driver circuit. This latch is controlled by Display in normal/in reverse Display ON/OFF and Static All-display on commands. These commands do not alter the data.

## LCD Driver

This is a multiplexer circuit consisting of 133 segment outputs to generate four-level LCD panel drive signals. The LCD panel drive voltage is generated by a specific combination of display data, COM scan signal, and FR signal. Figure 8 gives an example of SEG and COM output waveforms.

## Oscillator Circuit

This is an oscillator having a complete built-in type CR, and its output is used as the display timing signal source or as the clock for voltage booster circuit of the LCD power supply.
The oscillator circuit is available in master mode only.
The oscillator signal is divided and output as display clock at CL pin.

## Power Supply Circuit

The power supply circuit generates voltage to drive the LCD panel at low power consumption, and is available in SED1530 master mode only. The power supply circuit consists of a voltage booster voltage regulator, and LCD drive voltage follower.
The power supply circuit built in the SED1530 series is set for a small-scale LCD panel and is inappropriate to a large-pixel panel and a large-display-capacity LCD panel using multiple chips. As the large LCD panel has the dropped display quality due to a large load capacity, it must use an external power source.

The power circuit is controlled by Set Power Control command. This command sets a three-bit data in Power Control register to select one of eight power circuit functions. The external power supply and part of internal power circuit functions can be used simultaneously. The following explains how the Set Power Control command works.
[Control by Set Power Control command]
D2 turns on when triple booster control bit goes high, and D2 turns off when this bit goes low.

D1 turns on when voltage regulator control bit goes high, and D1 turns off when this bit goes low.

D0 turns on when voltage follower control bit goes high, and D0 turns off when this bit goes low.
[Practical combination examples]
Status 1: To use only the internal power supply.
Status 2: To use only the voltage regulator and voltage follower.
Status 3: To use only the voltage follower. input the external voltage as V5 $=$ Vout.
Status 4: To use only an external power supply because the internal power supply does not operate.

* The voltage booster terminals are CAP1+, CAP1-, CAP2+, CAP2and CAP3-.
* Combinations other than those shown in the above table are possible but impractical.

|  | D2 D1 D0 |  | Voltage <br> booster | Voltage <br> regulator | Voltage <br> follower | External voltage <br> input | Voltage booster <br> terminal | Voltage regulator <br> terminal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | 1 | 1 | 1 | ON | ON | ON | - | Used |

## SED1530 Series

## Booster circuit

If capacitors C 1 are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, CAP1+ and CAP3- and VSS and VOUT, the potential between VDD and VSS is boosted to quadruple toward the negative side and it is output at VOUT.
For triple boosting, remove only capacitor C 1 between $\mathrm{CAP}+1$ and CAP3- from the connection of quadruple boosting operation and jumper between CAP3- and VOUT. The triple boosted voltage appears at VOUT (CAP3-).

For double boosting, remove only capacitor C 1 between CAP2+ and CAP2- from the connection of triple boosting operation, open CAP+2 and jumper between CAP2- and VOUT (CAP3-). The double boosted voltage appears at VOUT (CAP3-, CAP2-). For quadruple boosting, set a VSS voltage range so that the voltage at VOUT may not exceed the absolute maximum rating.
As the booster circuit uses signals from the oscillator circuit, the oscillator circuit must operate.
Subsection 10.1.1 gives an external wiring example to use master and slave chips when on-board power supply is active.


Potential during double boosting


Potential during triple boosting


Potential during quadruple boosting

## Voltage regulator circuit

The boosting voltage occurring at $\mathrm{V}_{\text {OUT }}$ is sent to the voltage regulator and the $\mathrm{V}_{5}$ liquid crystal display (LCD) driver voltage is output. This $\mathrm{V}_{5}$ voltage can be determined by the following equation when resistors Ra and Rb ( $\mathrm{R} 1, \mathrm{R} 2$ and R 3 ) are adjusted within the range of $|\mathrm{V} 5|<\left|\mathrm{V}_{\mathrm{OUT}}\right|$.

$$
\begin{aligned}
V_{5}= & \left(1+\frac{R b}{R a}\right) \text { VREG }+ \text { IREF } \cdot R b \\
= & \left(1+\frac{R 3+R 2-\Delta R 2}{R 1+\Delta R 2}\right) \text { VREG } \\
& + \text { IREF } \cdot(R 3+R 2-\Delta R 2)
\end{aligned}
$$


$\mathrm{V}_{\text {REG }}$ is the constant voltage source of the IC, and in case of Type 1, it is constant and $\mathrm{V}_{\text {REG }}=-2.55 \mathrm{~V}$ (if $\mathrm{V}_{\mathrm{DD}}$ is 0 V ), In case of Type 2, $\mathrm{V}_{\text {REG }}=\mathrm{V}_{\text {SS }}$ ( $\mathrm{V}_{\mathrm{DD}}$ basis). To adjust the $\mathrm{V}_{5}$ output voltage, insert a variable resistor between $\mathrm{V}_{\mathrm{R}}, \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ as shown. A combination of R1 and R3 constant resistors and R2 variable resistor is recommended for fine-adjustment of $\mathrm{V}_{5}$ voltage.

Setup example of resistors R1, R2 and R3:
When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ ):

$$
\begin{aligned}
& \mathrm{V}_{5}= \frac{(1+\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2)}{\mathrm{R} 1+\Delta \mathrm{R} 2} \mathrm{~V}_{\mathrm{REG}} \ldots \ldots . . . . . . . . . . . . . . . . . . . .(1) ~ \\
&\left(\mathrm{As} \mathrm{I}_{\mathrm{REF}}=0 \mathrm{~A}\right) \\
&\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=5 \mathrm{M} \Omega \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . .2) ~ \\
&\text { (Determined by the current passing between } \left.\mathrm{V}_{\mathrm{DD}} \text { and } \mathrm{V}_{5}\right) \\
& \text { Variable voltage range by R2 } \mathrm{V}_{5}=-6 \text { to }-10 \mathrm{~V} \\
& \text { (Determined by the LCD characteristics) } \\
& \Delta \mathrm{R} 2=\mathrm{O} \Omega, \mathrm{~V}_{\mathrm{REG}}=-2.55 \mathrm{~V}
\end{aligned}
$$

$$
\text { To obtain } \mathrm{V}_{5}=-10 \mathrm{~V} \text {, from equation (1): }
$$

$$
\mathrm{R} 2+\mathrm{R} 3=2.92 \times \mathrm{R} 1
$$

$$
\Delta \mathrm{R} 2=\mathrm{R} 2, \mathrm{~V}_{\mathrm{REG}}=-2.55 \mathrm{~V}
$$

$\qquad$

$$
\text { To obtain } V_{5}=-6 \mathrm{~V} \text {, from equation (1): }
$$

$$
1.35 \times(\mathrm{R} 1+\mathrm{R} 2)=\mathrm{R} 3
$$

$\qquad$
From equations (2), (3) and (4):

$$
\mathrm{R} 1=1.27 \mathrm{M} \Omega
$$

$\mathrm{R} 2=0.85 \mathrm{M} \Omega$
$\mathrm{R} 3=2.88 \mathrm{M} \Omega$
The voltage regulator circuit has a temperature gradient of approximately $-0.2 \% /{ }^{\circ} \mathrm{C}$ as the $\mathrm{V}_{\text {REG }}$ voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the $V_{R}$ pin has a high input impedance, the shielded and short lines must be protected from a noise interference.

## Voltage regulator using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage.
This function sets five-bit data in the electronic volume control register, and the $\mathrm{V}_{5}$ LCD driver voltage can be one of 32-state voltages.
To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.
Also, when the boosting circuit is off, the voltage must be supplied from $V_{\text {Out }}$ terminal.
When the Electronic Volume Control Function is used, the $\mathrm{V}_{5}$ voltage can be expressed as follows:
$\mathrm{V}_{5}=\left(1+\frac{\mathrm{Rb}}{\mathrm{Ra}}\right) \mathrm{V}_{\text {REG }}+\mathrm{Rb} \times \Delta \mathrm{I}_{\text {REF }}$.
Variable voltage range
The increased $\mathrm{V}_{5}$ voltage is controlled by use of $\mathrm{I}_{\text {REF }}$ current source of the IC. (For 32 voltage levels, $\Delta \mathrm{I}_{\text {REF }}=\mathrm{I}_{\text {REF }} / 31$ )

The minimum setup voltage of the $\mathrm{V}_{5}$ absolute value is determined by the ratio of external Ra and Rb , and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

1) Determine Rb resistor depending on the $\mathrm{V}_{5}$ variable voltage range by use of the Electronic Volume Control.
$\mathrm{Rb}=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\mathrm{I}_{\mathrm{REF}}}$
2) To obtain the minimum voltage of the $V_{5}$ absolute value, determine Ra using the Rb of Step 1) above.

$$
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5}}{\mathrm{~V}_{\mathrm{REG}}}-1} \quad\left\{\mathrm{~V}_{5}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\mathrm{REG}}\right\}
$$

The SED1526 series have the built-in $V_{\text {REG }}$ reference voltage and $I_{\text {REF }}$ current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below. Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

$$
\begin{array}{rr}
\mathrm{V}_{\mathrm{REG}}=-2.55 \mathrm{~V} \pm 0.20 \mathrm{~V} \text { (Type1) } & \mathrm{V}_{\mathrm{REG}}=-0.2 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{REG}}= & \mathrm{V}_{\mathrm{SS}}\left(\mathrm{~V}_{\mathrm{DD}}\right. \text { basis) (Type2) } \\
\mathrm{I}_{\mathrm{REF}}=-3.2 \mu \mathrm{~A} \pm 40 \% \text { (For 16 levels) } & \mathrm{I}_{\mathrm{REG}}=-0.00 \% /{ }^{\circ} \mathrm{C} \\
-6.5 \mu \mathrm{~A} \pm 40 \% \text { (For 32 levels) } & 0.023 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C} \\
& -652 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}
\end{array}
$$

$R a$ is a variable resistor that is used to correct the $V_{5}$ voltage change due to $V_{\text {REG }}$ and $I_{\text {REF }}$ variation. Also, the contrast adjustment is recommended for each IC chip.
Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0) $=(1,0,0,0,0)$ or ( $0,1,1,1,1$ ) first.
When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ by sending the $\overline{\mathrm{RES}}$ signal or the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:
$\mathrm{V}_{5}$ maximum voltage: $\quad \mathrm{V}_{5}=-6 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) = (0,0,0,0,0))
$\mathrm{V}_{5}$ minimum voltages: $\quad \mathrm{V}_{5}=-10 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) = (1,1,1,1,1))
$\mathrm{V}_{5}$ variable voltage range: 4 V
Variable voltage levels: 32 levels

1) Determining the Rb :

$$
\mathrm{R} 3=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\left|\mathrm{I}_{\mathrm{REF}}\right|}=\frac{4 \mathrm{~V}}{6.5 \mu \mathrm{~A}} \underline{\mathrm{Rb}=625 \mathrm{~K} \Omega}
$$

2) Determining the Ra:

$$
\begin{gathered}
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5} \max }{\mathrm{~V}_{\mathrm{REG}}}-1}=\frac{625 \mathrm{k} \Omega}{\frac{-6 \mathrm{~V}}{-2.55 \mathrm{~V}}-1} \\
\begin{aligned}
& \mathrm{Ta}=25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{5} \mathrm{max}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\mathrm{REG}} \\
&=(1+625 \mathrm{k} / 442 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
&=-6.0 \mathrm{~V} \\
& \mathrm{~V}_{5} \text { min }=\mathrm{V}_{5} \max +\mathrm{Rb} \times \mathrm{I}_{\mathrm{REF}} \\
&=-6 \mathrm{~V}+625 \mathrm{k} \times(-6.5 \mu \mathrm{~A}) \\
&=-10.0 \mathrm{~V}
\end{aligned}
\end{gathered}
$$

$$
\mathrm{Ra}=462 \mathrm{~K} \Omega
$$



According to the $\mathrm{V}_{5}$ voltage and temperature change, equation (5) can be as follows (if $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ reference):

$$
\begin{array}{rlr}
\mathrm{Ta}=-10^{\circ} \mathrm{C} & & \\
\mathrm{~V}_{5} \mathrm{max}= & (1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} & \left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
= & (1+625 \mathrm{k} / 462 \mathrm{k}) \times(-2.55 \mathrm{~V}) & \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -6.42 \mathrm{~V} & \\
\mathrm{~V}_{5} \mathrm{~min}= & \mathrm{V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\mathrm{REF}} & \left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
= & -6.42 \mathrm{~V}+625 \mathrm{k} & \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -11.63 \mathrm{~V} \\
\mathrm{Ta}=-50^{\circ} \mathrm{C} & & \\
\mathrm{~V}_{5} \max = & (1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} & \left(\mathrm{Ta}=50^{\circ} \mathrm{C}\right) \\
= & (1+625 \mathrm{k} / 462 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -5.7 \mathrm{~V} & \\
\mathrm{~V}_{5} \mathrm{~min} & & \mathrm{~V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\mathrm{REF}} \\
= & -5.7 \mathrm{~V}+625 \mathrm{k} & \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
= & -8.95 \mathrm{~V}
\end{array}
$$

The margin must also be determined in the same procedure given above by considering the $\mathrm{V}_{\mathrm{REG}}$ and $\mathrm{I}_{\mathrm{REF}}$ variation. This margin calculation results show that the $\mathrm{V}_{5}$ center value is affected by the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. The voltage setup width of the Electronic Volume Control depends on the $\mathrm{I}_{\text {REF }}$ variation. When the typical value of $0.2 \mathrm{~V} /$ step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.

In case of Type 2, it so becomes that $\mathrm{V}_{\mathrm{REG}}=\mathrm{V}_{\mathrm{SS}}$ ( $\mathrm{V}_{\mathrm{DD}}$ basis) and there is no temperature gradient. However, $\mathrm{I}_{\text {REF }}$ carries the same temperature characteristics as with Type 1.

## Command Sequence when Built-in Power Supply is Turned OFF

To turn off the built-in power supply, follow the command sequence as shown below to turn it off after making the system into the standby mode.


## Voltage generator circuit

(1)-1 Power set command when the built-in power supply
is used (triple boosting)
$(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(1,1,1)$

(4) when the on-chip power circuit is used
(3) when $\mathrm{V}_{5}$ is input from the outside $(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,1)$

(2) when Vout is input from the outside $(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,1,1)$

|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  | SED1530 | SED1531 | SED1532 |
| C1 | $1.0 \sim 4.7 \mathrm{uF}$ | $1.0 \sim 4.7 \mathrm{uF}$ | $1.0 \sim 4.7 \mathrm{uF}$ |
| C2 | 0.22~0.47 uF | $0.47 \sim 1.0 \mathrm{uF}$ | 0.47~1.0 uF |
| R1 | $700 \mathrm{~K} \Omega$ | $1 \mathrm{M} \Omega$ | $1 \mathrm{M} \Omega$ |
| R2 | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ |
| R3 | $1.6 \mathrm{M} \Omega$ | $4 \mathrm{M} \Omega$ | $4 \mathrm{M} \Omega$ |
| $\begin{aligned} & \text { LCD } \\ & \text { SIZE } \end{aligned}$ | $16 \times 50 \mathrm{~mm}$ | $32 \times 64 \mathrm{~mm}$ | $32 \times 100 \mathrm{~mm}$ |
| $\begin{gathered} \text { DOT } \\ \text { CONFIGURATION } \end{gathered}$ | $32 \times 100$ | $64 \times 128$ | $64 \times 200$ |

1: As the input impedance of $V_{R}$ is high, a noise protection using short wire and cable shield is required.
*2: C1 and C2 depend on the capacity of the LCD panel to be driven. Set a value so that the LCD drive voltage may be stable.

## [Setup example]

Turn on the voltage regulator and voltage follower and give an external voltage to Vout. Display a horizontal-stripe LCD heavy load pattern and determine C 2 so that the LCD drive voltage (V1 to V5) may be stable. However, the capacity value of C 2 must be all equal. Next, turn on all the on-board power supplies and determine C 1 .
*3: LCD SIZE means the length and breadth of the display portion of the LCD panel.

| Model | LCD drive voltage |
| :---: | :---: |
| SED1530 | $1 / 5$ or $1 / 6$ bias |
| SED1531 | $1 / 6$ or $1 / 8$ bias |
| SED1532 |  |

## * Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and VsS2) of this IC are being switched over by use of the transistor with very low ONresistance of about $10 \Omega$. However, when installing the COG ,

## Reset Circuit

When the RES input goes low, this LSI is initialized.
Initialized status

1. Display OFF
2. Normal display
3. ADC select: Normal display ( ADC command $\mathrm{D} 0=$ low)
4. Read modify write OFF
5. Power control register $(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,0)$
6. Register data clear in serial interface
7. LCD power supply bias ratio $1 / 6$ (SED1530), 1/8 (SED1531, SED1532)
8. Static indicator: OFF
9. Display start line register set at line 1
10. Column address counter set at address 0
11. Page address register set at page 0
12. Output status register $(\mathrm{D} 3)=(0)$
13. Electronic control register set at 0
14. Test command OFF

As seen in 11. Microprocessor Interface (Reference Example), connect the $\overline{\mathrm{RES}}$ pin to the reset pin of the microprocessor and initialize the microprocessor at the same time.

In case the SED1530 series does not use the internal LCD power supply circuit, the $\overline{\mathrm{RES}}$ must be low when the external LCD power supply is turned on.

When $\overline{\mathrm{RES}}$ goes low, each register is cleared and set to the above initialized status. However, it has no effect on the oscillator circuit and output pins (FR, CL, DYO, D0 to D7).
The initialization by $\overline{\mathrm{RES}}$ pin signal is always required during power-on. If the control signal from the MPU is HZ, an overcurrent may flow through the IC. A protection is required to prevent the HZ signal at the input pin during power-on.

Be sure to initialize it by $\overline{\mathrm{RES}}$ pin when turning on the power supply. When the reset command is used, only parameters 8 to 14 in the above initialization are executed.
the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V} 3$ and V 4 ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause non-conformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally. Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$.
Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.


Exemplary connection diagram 2.



Figure 8

## COMMANDS

The SED1530 series uses a combination of A0, $\overline{\mathrm{RD}}(\mathrm{E})$ and $\overline{\mathrm{WR}}(\mathrm{R} /$ $\overline{\mathrm{W}}$ ) signals to identify data bus signals. As the chip analyzes and executes each command using internal timing clock only regardless of external clock, its processing speed is very high and its busy check is usually not required. The 8080 series microprocessor interface enters a read status when a low pulse is input to the $\overline{\mathrm{RD}}$ pin and a write status when a low pulse is input to the $\overline{\mathrm{WR}}$ pin. The 6800 series microprocessor interface enters a read status when a high pulse is input to the $R / \bar{W}$ pin and a write status when a low pulse is input to this pin. When a high pulse is input to the E pin, the command is activated. (For timing, see Timing Characteristics.) Accordingly, in the command explanation and command table, $\overline{\mathrm{RD}}$ (E) becomes 1 (high) when the 6800 series microprocessor interface reads status or display data. This is an only different point from the 8080 series microprocessor interface.

Taking the 8080 series microprocessor interface as an example, commands will be explained below.
When the serial interface is selected, input data starting from D7 in sequence.

## - Command set

(1) Display ON/OFF

Alternatively turns the display on and off.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \mathrm{WR}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |

The display turns off when D goes low, and it turns on when D goes high.
(2) Start Display Line

Specifies line address (refer to Figure 4) to determine the initial display line, or COM0. The RAM display data becomes the top line of LCD screen. It is followed by the higher number of lines in ascending order, corresponding to the duty cycle. When this command changes the line address, the smooth scrolling or page change takes place.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | A5 | A4 | A3 | A2 | A1 | A0 |


| A5 | A4 | A3 | A2 | A1 | A0 | Line address |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |  |
|  |  |  | $:$ |  |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 62 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 63 |  |

(3) Set Page Address

Specifies page address to load display RAM data to page address register. Any RAM data bit can be accessed when its page address and column address are specified. The display remains unchanged even when the page address is changed.
Page address 8 is the display RAM area dedicate to the indicator, and only D0 is valid for data change.

| A 0 | $\overline{\mathrm{E}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A 3 | A 2 | A 1 | A 0 |


| A3 | A2 | A1 | A0 | Page Address |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |

(4) Set Column Address

Specifies column address of display RAM. Divide the column address into 4 higher bits and 4 lower bits. Set each of them succession. When the microprocessor repeats to access to the display RAM, the column address counter is incremented by 1 during each access until address 132 is accessed. The page address is not changed during this time.

| A0 | $\frac{E}{\text { RD }}$ | R/ | $\overline{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | D7 | A6 | A5 | A4 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | A3 | A2 | A1 | A0 |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 131 |

(5) Read Status

| A0 | E | $\mathrm{R} / \mathrm{R}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | BUSY | ADC | ONOFF RESET | 0 | 0 | 0 | 0 |  |

BUSY: When high, the SED1526 series is busy due to internal operation or reset. Any command is rejected until BUSY goes low. The busy check is not required if enough time is provided for each cycle.

ADC: Indicates the relationship between RAM column address and segment drivers. When low, the display is normal and column address " 131 -n" corresponds to segment driver n. When high, the display is reversed and column address n corresponds to segment driver n .

ON/OFF: Indicates whether the display is on or off. When goes low, the display turns on. When goes high, the display turns off. This is the opposite of Display ON/OFF command.

RESET: Indicates the initialization is in progress by $\overline{\mathrm{RES}}$ signal or by Reset command. When low, the display is on. When high, the chip is being reset.
(6) Write Display Data

Writes 8 -bit data in display RAM. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to write data of multiple words.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | D | D | D | D | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | D 0 |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

## SED1530 Series

(7) Read Display Data

Reads 8-bit data from display RAM area specified by column address and page address. As the column address is incremented by 1 automatically after each write, the microprocessor can continue to read data of multiple words. A single dummy read is required immediately after column address setup. Refer to the display RAM section of FUNCTIONAL DESCRIPTION for details. Note that no display data can be read via the serial interface.

| A0 | $\overline{\text { RD }}$ | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

(8) ADC Select

Changes the relationship between RAM column address and segment driver. The order of segment driver output pins can be reversed by software. This allows flexible IC layout during LCD module assembly. For details, refer to the column address section of Figure 4. When display data is written or read, the column address is incremented by 1 as shown in Figure 4.

| A0 | E | $\mathrm{RD} / \overline{\mathrm{W}}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

When D is low, the right rotation (normal direction). When D is high, the left rotation (reverse direction).
(9) Normal/Reverse Display

Reverses the Display ON/OFF status without rewriting the contents of the display data RAM.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathrm{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | D |

When D is low, the RAM data is high, being LCD ON potential (normal display).
When D is high, the RAM data is low, being LCD ON potential (reverse display).
(10) Entire Display ON

Forcibly turns the entire display on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held
This command has priority over the Normal/Reverse Display command. When D is low, the normal display status is provided.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \bar{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

When D is high, the entire display ON status is provided. If the Entire Display ON command is executed in the display OFF status, the LCD panel enters Power Save mode. Refer to the Power Save section for details.
(11) Set LCD Bias

Selects a bias ratio of the voltage required for driving the LCD. This command is enabled when the voltage follower in the power supply circuit operates.
(The LCD bias setting command is invalid for the SED1533 and SED1534. They are being fixed to the $1 / 5$ bias.)

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | D |

The potential V5 is resistively divided inside the IC to produce potentials $\mathrm{V}_{1}, \mathrm{~V}_{2}$, V3 and V 4 which are necessary to drive the LCD. The bias ratio can be selected using the LCD bias setting command. (The SED 1533 and SED1534 are fixed to $1 / 5$ bias.)
Moreover, the potentials $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ are converted in the impedance and supplied to the LCD drive circuit.

| Model | Bias ratio of LCD power supply |
| :---: | :---: |
| SED1530 | $1 / 5$ bias or $1 / 6$ bias |
| SED1531 | $1 / 6$ bias or $1 / 8$ bias |
| SED1532 | $1 / 5$ bias |
| SED1533 |  |

(12) Read-Modify-Write

A pair of Read-Modify-Write and End commands must always be used. Once Read-Modify-Write is issued, column address is not incremented by Read Display Data command but incremented by Write Display Data command only. It continues until End command is issued. When the End is issued, column address returns to the address when Read-ModifyWrite was issued. This can reduce the microprocessor load when data of a specific display area is repeatedly changed during cursor blinking or others.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note: Any command except Read/Write Display Data and Set Column Address can be issued during Read-Modify-Write mode.

- Cursor display sequence

(13) End

Cancels Read-Modify-Write mode and returns column address to the original address (when Read-Modify-Write was issued).

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |


(14) Reset

Resets the Initial Display Line register, Column Address counter, Page Address register, and output status selector circuit to their initial status. The Reset command does not affect on the contents of display RAM. Refer to the Reset circuit section of FUNCTIONAL DESCRIPTION.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathrm{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The Reset command cannot initialize LCD power supply. Only the Reset siganl to the $\overline{\mathrm{RES}}$ pin can initialize the supplies.
(15) Output Status Select Register

Applicable to the SED1530 and SED1532. When D is high or low, the scan direction of the COM output pin is selectable. Refer to Output Status Selector Circuit in Functional Description for details.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \mathrm{W}$ | D | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | $*$ | $*$ | $*$ |

D: Selects the scan direction of COM output pin
*: Invalid bit
(16) Set Power Control

Selects one of eight power circuit functions using 3-bit register. An external power supply and part of on-chip power circuit can be used simultaneously. Refer to Power Supply Circuit section of FUNCTIONAL DESCRIPTION for details.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | A2 | A1 | A0 |

When A0 goes low, voltage follower turns off. When A0 goes high, it turns on.
When A1 goes low, voltage regulator turns off. When A1 goes high, it turns on.
When A2 goes low, voltage booster turns off. When A2 goes high, it turns on.
(17) Set Electronic Control

Adjusts the contrast of LCD panel display by changing V5 LCD drive voltage that is output by voltage regulator of on-board power supply.
This command selects one of 32 V5 LCD drive voltages by storing data in 5-bit register. The V5 voltage adjusting range should be determined depending on the external resistance. Refer to the Voltage Regulator section of FUNCTIONAL DESCRIPTION for details.

| A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | A 4 | A 3 | A 2 | A 1 | A 0 |


| D4 | D3 | D2 | D1 | D0 | $\mid$ V5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | Low |
| 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 1 | 0 | $\downarrow$ |
|  |  | $\vdots$ |  |  |  |
| 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 0 | High |
| 1 | 1 | 1 | 1 | 1 |  |

Set register to (D4,D3,D2,D1,D0)=(0,0,0,0,0) to suppress electronic control function.
(18) Static Indicator

This command turns on or off static drive indicators. The indicator display is controlled by this command only, and it is not affected by the other display control commands.
Either FR or FRS terminal is connected to either of static indicator LCD drive electrodes, and the remaining terminal is connected to another electrode. When the indicator is turned on, the static drive operates and the indicator blinks at an interval of approximately one second. The pattern separation between indicator electrodes are dynamic drive electrodes is recommended. A closer pattern may cause an LCD and electrode deterioration.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathrm{R} / \overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D |

D 0: Static indicator OFF
1: Static indicator ON
(19) Power Save (Compound Command)

When all displays are turned on during indicator off, the Power Save command is issued to greatly reduce the current consumption.
If the static indicators are off, the Power Save command sleeps the system. If on, this command stands by the system.

Release the Sleep mode using the both Power Save OFF command (Indicator ON command or All Indicator Displays OFF command) and Static Indictor ON command.
Release the Standby mode using the Power Save OFF command (Indicator ON command or All Indicator Displays OFF command).


Sleep mode
This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the microprocessor. The internal status in the sleep mode is as follows:
(1) Stops the oscillator circuit and LCD power supply circuit.
(2) Stops the LCD drive and outputs the VDD level as the segment/common driver output.
(3) Holds the display data and operation mode provided before the start of the sleep mode.
(4) The MPU can access to the built-in display RAM.

Standby mode
Stops the operation of the duty LCD display system and turns on only the static drive system to reduce current consumption to the minimum level required for static drive.
The ON operation of the static drive system indicates that the SED1530 series is in the standby mode. The internal status in the standby mode is as follows:
(1) Stops the LCD power supply circuit.
(2) Stops the LCD drive and outputs the VDD level as the segment/common driver output. However, the static drive system operates.
(3) Holds the display data and operation mode provided before the start of the standby mode.
(4) The MPU can access to the built-in display RAM.

When the RESET command is issued in the standby mode, the sleep mode is set.

When the LCD drive voltage level is given by an external resistive driver, the current of this resistor must be cut so that it may be fixed to floating or VDD level, prior to or concurrently with causing the 1530 series to go to the sleep mode or standby mode.

When an external power supply is used, likewise, the function of this external power supply must be stopped so that it may be fixed to floating or VDD level, prior to or concurrently with causing the SED1530 series to go to the sleep mode or standby mode.

When the common driver SED1635 or SED1651 is combined with the SED1531 in the configuration, the DOF pin of the SED1531 must be connected to the $\overline{\text { DOFF }}$ pin of the SED1635 or SED1651.
(20) Test Command

This is the dedicate IC chip test command. It must not be used for normal operation. If the Test command is issued erroneously, set the - $\overline{\mathrm{RES}}$ input to low or issue the Reset command to release the test mode.

| A 0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | $*$ | $*$ | $*$ | $*$ |

* : Invalid bit

Cautions: The SED1530 Series holds an operation status specified by each command. However, the internal operation status may be changed by a high level of ambient noise. It must be considered to suppress the noise on the its package and system or to prevent an ambient noise insertion. To prevent a spike noise, a built-in software for periodical status refreshment is recommended to use.
The test command can be inserted in an unexpected place. Therefore, it is recommended to enter the test mode reset command F0h during the refresh sequence.

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| (1) Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Turns on LCD panel when goes high, and turns off when goes low. |
| (2) Initial Display Line | 0 | 1 | 0 | 0 | 1 | Start display address |  |  |  |  |  | Specifies RAM display line for COMO. |
| (3) Set Page Address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page address |  |  |  | Sets the display RAM page in Page Address register. |
| (4) Set Column Address 4 higher bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Higher column address |  |  |  | Sets 4 higher bits of column address of display RAM in register |
| (4) Set Column Address 4 lower bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Lower column address |  |  |  | Sets 4 lower bits of column address of display RAM in register |
| (5) Read Status | 0 | 0 | 1 | Status |  |  |  | 0 | 0 | 0 | 0 | Reads the status information. |
| (6) Write Display Data | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data in display RAM. |
| (7) Read Display Data | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads data from display RAM. |
| (8) ADC Select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets normal relationship between RAM column address and segment driver when low, but reverses the relationship when high. |
| (9) Normal/Reverse Display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Normal indication when low, but full indication when high. |
| (10) Entire Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Selects normal display (0) or Entire Display ON (1). |
| (11) Set LCD Bias | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets LCD drive voltage bias ratio. |
| (12) Read-Modify-Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments Column Address counter during each write when high and during each read when low. |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read-Modify-Write. |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Resets internal functions. |
| (15) Set Output Status Register | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | * | * | * | Selects COM output scan direction. * Invalid data |
| (16) Set Power Control | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Ope <br> statu |  |  | Selects the power circuit operation mode. |
| (17) Set Electronic Control Register | 0 | 1 | 0 | 1 | 0 | 0 | Elec | ronic | contro | valu |  | Sets V5 output voltage to Electronic Control register. |
| (18) Set Standby | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $0$ | Selects standby status. <br> 0: OFF 1: ON |
| (19) Power Save | - | - | - | - | - | - | - | - | - | - | - | Compound command of display OFF and entire display ON |
| (20) Test Command | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * | * | IC Test command. Do not use! |
| (21) Test Mode Reset | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Command of test mode reset |

Note: Do not use any other command, or the system malfunction may result.

## SED1530 Series

## COMMAND DESCRIPTION - INSTRUCTION SETUP EXAMPLES

## Instruction Setup Examples

## Initial setup

Note: As power is turned on, this IC outputs non-LCD-drive potentials $\mathrm{V}_{2}-\mathrm{V}_{6}$ from SEG terminal (generates output for driving the LCD) and $\mathrm{V}_{1}$ - $\mathrm{V}_{4}$ from COM terminal (also used for generating the LCD drive output). If charge remains on the smoothing capacitor being inserted between the above LCD driving terminals, the display screen can be blacked out momentarily. In order to avoid this trouble, it is recommended to employ the following powering on procedure.

- When the built-in power is used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "LCD Bias Set" in the Command Description (11).
*3: Refer to the "ADC Select" in the Command Description (8).
*4: Refer to the "Output State Register Set" in the Command Description (15)
*5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
*6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).

- When the built-in power supply is not used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "LCD Bias Set" in the Command Description (11).
*3: Refer to the "ADC Select" in the Command Description (8).
*4: Refer to the "Output State Register Set" in the Command Description (15)
*5: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (17).
*6: Refer to the "Supply Circuit" in the Function Description and the "Power Control Set" in the Command Description (16).
*7: You can select either the sleep mode or standby mode for the power save mode. Refer to the "Power Save (Multiple Commands)" in the Command Description (19).

## SED1530 Series

- Data Display


Notes: *8: Refer to the "Display Line Set" in the Command Description (2).
*9: Refer to the "Page Address Set" in the Command Description (3).
*10:Refer to the "Column Address Set" in the Command Description (4).
*11:Refer to the "Display Data Write" in the Command Description (6).
*12: Refer to the "Display ON/OFF" in the Command Description (1). It is recommended to avoid the all-white-display of the display start data.

- Powering Off *13


The time spent for the operations ranging from power save through powering off (VDD - Vss = 2.4V) (th) must be longer than the time required for $\mathrm{V}_{5}$ to $\mathrm{V}_{1}$ go under the LCD panel threshold voltage (normally 1 V ).

* $t h$ is determined by time constant of the external resisters Ra and Rb (for adjusting voltages $\mathrm{V}_{5}$ to $\mathrm{V}_{1}$ ) and the smoothing capacitor C2.
* It is recommended to cut th shorter by connecting a resistor between VDD and $\mathrm{V}_{5}$.

Notes: *13:This IC functions as the logic circuit of the power supplies VDD - VSS, and used for controlling the driver of LCD power supplies VDD - V5. Thus, if power supplies VDD - Vss are turned off while voltage is still present on LCD power supplies VDD - V5, drivers (COM and SEG) may output uncontrolled voltage. Therefore, you are required to observe the following powering off procedure: Turn the built-in power supply off, then turn off the IC power supplies (VDD - Vss) only after making sure that potential of V5 $\mathrm{V}_{1}$ is below the LCD panel threshold voltage level. Refer to the "Supply Circuit" in the Function Description.
*14: When the power save command is entered, you must not implement reset from RES terminal until VDD - VSS power are turned off. Refer to the "Power Save" in the Command Description.

## - Refresh

It is recommended to use the refresh sequence on a regular basis. This sequence, however, must not be turned on as long as the initial setup, data display or powering off sequence is taking place.


Notes: *15:Refer to the "Test Mode Cancellation" in the Command Description (21).

## ABSOLUTE MAXIMUM RATINGS

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{\text {DD }}$ | -0.3 to +7.0 | V |
|  | Triple boosting |  | -0.3 to +6.0 |  |
|  | Quadruple boosting |  | -0.3 to +4.5 |  |
| Supply voltage range (1) (VDD Level) |  | $\mathrm{V}_{5}$, $\mathrm{V}_{\text {OUT }}$ | -18.0 to +0.3 | V |
| Supply voltage range (2) (VDD Level) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | $\mathrm{V}_{5}$ to +0.3 | V |
| Input voltage range |  | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage range |  | $\mathrm{V}_{\mathrm{O}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Operating temperature range |  | TOPR | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | TCP | TSTR | -55 to +100 | ${ }^{\circ} \mathrm{C}$ |
|  | Bear chip |  | -55 to +125 |  |



Notes: 1. $\mathrm{V}_{1}$ to $\mathrm{V}_{5}, \mathrm{~V}_{\text {OUT }}$, voltages are based on $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$.
2. Voltages $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ must always be satisfied.
3. If an LSI exceeds its absolute maximum rating, it may be damaged permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, an LSI malfunction or reduced LSI reliability may result.

## SED1530 Series

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.


| Item |  | Symbol | Condition | Min. | Typ. | Max. | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input voltage | $V_{D D}$ | Triple boosting | 2.4 | - | 6.0 | V | *10 |
|  |  |  | Quadruple boosting | 2.4 | - | 4.5 |  |  |
|  | Booster output voltage | $\mathrm{V}_{\text {OUT }}$ | Triple voltage conversion (VdD level) | -18.0 | - | - | V | $\mathrm{V}_{\text {OUT }}$ |
|  | Voltage regulator operation voltage | $\mathrm{V}_{\text {OUT }}$ | (Vdd level) | -18.0 | - | -6.0 | V | $\mathrm{V}_{\text {OUT }}$ |
|  | Voltage follower operation voltage | V5 | (Vdd level) | -18.0 | - | -6.0 | V | *11 |
|  |  |  |  | -16.0 | - | -4.5 | V |  |
|  | Reference voltage | $\mathrm{V}_{\text {REG }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}($ Vdd level $)$ | -2.75 | -2.55 | -2.35 | V |  |

For the mark *, refer to P. 1-25

Dynamic current consumption (1) when the built-in power supply is OFF
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1530/ | $\begin{aligned} & I_{D D} \\ & (1) \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$ | - | 24 | 40 | $\mu \mathrm{A}$ | *12 |
| SED1535 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$ | - | 22 | 35 |  |  |
| SED1531 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 40 | 65 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 36 | 60 |  |  |
| SED1532 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 39 | 65 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$ | - | 32 | 55 |  |  |
| SED1533 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$ | - | 20 | 35 |  |  |
| SED1534 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$ | - | 20 | 35 |  |  |

Dynamic current consumption (2) when the built-in power supply is ON

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1530/ | IDD <br> (1) | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$, dual boosting | - | 41 | 70 | $\mu \mathrm{A}$ | *13 |
| SED1535 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-8.0 \mathrm{~V}$, triple boosting | - | 48 | 80 |  |  |
| SED1531 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, triple boosting | - | 96 | 160 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, quadruple boosting | - | 118 | 190 |  |  |
| SED1532 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, triple boosting | - | 95 | 160 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-11.0 \mathrm{~V}$, quadruple boosting | - | 114 | 190 |  |  |
| SED1533 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$, dual boosting | - | 30 | 50 |  |  |
| SED1534 |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V}_{\mathrm{DD}}=-5.0 \mathrm{~V}$, dual boosting | - | 32 | 55 |  |  |

## Current consumption during Power Save mode

 $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} \quad \mathrm{Ta}=25^{\circ} \mathrm{C}$| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| During sleep | IDDS1 $^{\text {DD }}$ | SED1530, SED1531, SED1532 | - | 0.01 | 1 |  |  |
| During standby | $I_{\text {DDS2 }}$ | SED1530, SED1531, SED1532 | - | 10 | 20 | $\mu \mathrm{~A}$ |  |

Typical current consumption characteristics (reference
data)

- Dynamic current consumption (1) when LCD external power mode lamp is ON

- Dynamic current consumption (2) when the LCD built-in power circuit lamp is ON


Condition: The built-in power circuit is ON.
SED1530/SED1535: V5-VDD $=-8.0 \mathrm{~V}$, triple boosting
SED1531: V5-VDD=-11.0 V, quadruple boosting SED1532: V5-VDD=-11.0 V, quadruple boosting SED1533: V5-VDD $=-5.0 \mathrm{~V}$, dual boosting SED1534: V5-VDD=-5.0 V, dual boosting
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

Remarks: $* 13$
(V)
*1 Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the microprocessor.
*2 $\quad \mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ operating voltage range. (Refer to Fig. 10.)
The operating voltage range applies if an external power supply is used.
*3 A0, D0 - D5, D6, D7 (SI), $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{FR}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and $\overline{\mathrm{DOF}}$ pins
*4 CL, SCL (D6) and RES pins
*5 D0-D5, D6, D7 (SI), FR, FRS, DYO, $\overline{\text { DOF }}$ and CL pins
*6 A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{M} / \mathrm{S}, \overline{\mathrm{RES}}, \mathrm{C} 86$ and P/S pins
*7 Applies when the D0-D7, FR, CL, DYO and DOF pins are in high impedance,
*8 Resistance value when 0.1 V is applied between the output pin SEGn or COMn and each power supply pin (V1, V2, V3, V4). This is specified in the operating voltage (2) range.
$\mathrm{R} O N=0.1 \mathrm{~V} / \Delta \mathrm{I}$ ( $\Delta \mathrm{I}$ : Current flowing when 0.1 V is applied in the ON status.)
*9 For the relationship between oscillation frequency and frame frequency, refer to Fig. 9.
*10 For triple or quadruple boosting using the on-chip power useing the primary-side power supply $\mathrm{V}_{\mathrm{DD}}$ must be used within the input voltage range.
*11 The voltage regulator adjusts $\mathrm{V}_{5}$ within the voltage follower operating voltage range.
*12, *13 Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc. This is current consumption under the conditions of display data $=$ checker, display ON, SED $1530=1 / 33$ duty ( $1 / 6$ Bias), and SED 1531 and SED1532 $=1 / 65$ duty. ( $1 / 8$ Bias)
*12 Applies to the case where the on-chip oscillator circuit is used and no access is made from the microprocessor.
*13 Applies to the case where the on-chip oscillator circuit and the on-chip power circuit are used and no access is made from the microprocessor.
The current flowing through voltage regulation resistors (R1, R2 and R3) is not included.
The current consumption, when the on-chip voltage booster is used, is for the power supply $\mathrm{V}_{\mathrm{DD}}$.

- Relationship between oscillation frequency and frame frequency

The relationship between oscillation frequency foSC and LCD frame frequency, $\mathrm{f}_{\mathrm{F}}$ can be obtained by the following expression.

|  | Duty | fcL | fF |
| :---: | :---: | :---: | :---: |
| SED1530 | $1 / 33$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 33)$ |
| SED1531 <br> SED1532 | $1 / 65$ | $\mathrm{fosc} / 4$ | $\mathrm{fosc} /(4 * 65)$ |
| SED1533 | $1 / 17$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 17)$ |
| SED1534 | $1 / 9$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 9)$ |
| SED1535 | $1 / 35$ | $\mathrm{fosc} / 8$ | $\mathrm{fosc} /(8 * 35)$ |

( $\mathrm{f}_{\mathrm{F}}$ does not indicate the FR signal cycle but the AC cycle.)
Fig. 9
Relationship between clock ( $\mathrm{f}_{\mathrm{CL}}$ ) and frame frequency $\mathrm{f}_{\mathrm{F}}$

- $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{5}$ operating voltage range


Fig 10

- Current consumption at access IDD (2) - Microprocessor access cycle


This indicates current consumption when data is always written on the checker pattern at fcyc. When no access is made, only IDD (1) occurs.

Condition: SED1530/SED1535 V5-VDD=-8.0V, triple boosting SED1531 V5-VDD=-11.0V, quadruple boosting SED1532 V5-VDD=-11.0V, quadruple boosting SED1533 V5-VDD=-6.0V, dual boosting SED1534 V5-VDD=-6.0V, dual boosting $\mathrm{Ta}=25^{\circ} \mathrm{C}$

Fig. 11

## SED1530 Series

## AC Characteristics

(1) System buses

Read/write characteristics I (8080-series microprocessor)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | $\mathrm{t}_{\text {AH8 }}$ |  | 10 | - | ns |
| Address setup time |  | $\mathrm{t}_{\text {AW8 }}$ |  | 10 | - | ns |
| System cycle time |  | $\mathrm{t}_{\mathrm{CYC8}}$ |  | 166 | - | ns |
| Control L pulse width (WR) | $\overline{W R}$ | $\mathrm{t}_{\mathrm{CCLW}}$ |  | 30 | - | ns |
| Control L pulse width (RD) | $\overline{R D}$ | $\mathrm{t}_{\mathrm{CCLR}}$ |  | 70 | - | ns |
| Control H pulse width (WR) | $\overline{W R}$ | $\mathrm{t}_{\mathrm{CCHW}}$ |  | 100 | - | ns |
| Control H pulse width (RD) | $\overline{\mathrm{RD}}$ | $\mathrm{t}_{\mathrm{CCHR}}$ |  | 70 | - | ns |
| Data setup time |  | $\mathrm{t}_{\text {DS8 }}$ |  | 20 | - | ns |
| Data hold time |  | $\mathrm{t}_{\text {DH8 }}$ |  | 10 | - | ns |
| $\overline{R D}$ access time |  | $\mathrm{t}_{\text {ACC8 }}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | - | 70 | ns |
| Output disable time |  |  |  | 10 | 50 | ns |

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time | A0 | $t_{\text {AH8 }}$ <br> $t_{\text {AW8 }}$ |  | $\begin{aligned} & 19 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time |  | $\mathrm{t}_{\text {CYC8 }}$ |  | 450 | - | ns |
| Control L pulse width (WR) <br> Control L pulse width (RD) <br> Control H pulse width (WR) <br> Control H pulse width (RD) | $\begin{aligned} & \overline{\mathrm{WR}} \\ & \overline{\mathrm{RD}} \\ & \overline{\mathrm{WR}} \\ & \overline{\mathrm{RD}} \end{aligned}$ | tcclw <br> tcclr <br> tcchw <br> tcchr |  | $\begin{array}{r} 60 \\ 140 \\ 200 \\ 140 \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time Data hold time |  | $\begin{array}{r} \mathrm{t}_{\mathrm{DS8}} \\ \mathrm{t}_{\mathrm{DH} 8} \\ \hline \end{array}$ |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| RD access time Output disable time | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{ACC}} \\ & \mathrm{t}_{\mathrm{CH} 8} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & 140 \\ & 100 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Notes: 1. The input signal rise/fall time ( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ ) is specified at 15 ns or less.
When system cycle time is used at a high speed, it is specified by $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq\left(\mathrm{t}_{\text {CYC8 }}-\mathrm{t}_{\text {CCLW }}\right)$ or $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq\left(\mathrm{t}_{\mathrm{CYC8}}-\mathrm{t}_{\mathrm{CCLR}}-\mathrm{t}_{\mathrm{CCHR}}\right)$.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of $V_{\text {DD }}$.
3. $\mathrm{t}_{\text {EWHR }}$ and $\mathrm{t}_{\text {EWHW }}$ are specified by the overlap period in which $\overline{\mathrm{CS} 1}$ is " 0 " (CS2 $=$ " 1 ") and $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ are " 0 ".
4. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(2) System buses

Read/write characteristics II (6800-series microprocessor)

$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $t_{\text {cyc6 }}$ |  | 166 | - | ns |
| Address setup time Address hold time |  | $\begin{gathered} A 0 \\ W / R \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{AW6}} \\ & \mathrm{t}_{\mathrm{AH}} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \mathrm{t}_{\mathrm{DS} 6} \\ & \mathrm{t}_{\mathrm{DH} 6} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Output disable time Access time |  |  | $\mathrm{t}_{\mathrm{OH} 6}$ <br> $t_{\text {ACC6 }}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | $\begin{aligned} & 50 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable low pulse width | READ | E | $t_{\text {EWHR }}$ |  | 70 | - | ns |
|  | WRITE |  | tewhw |  | 30 | - | ns |
| Enable high pulse width | READ | E | $\mathrm{t}_{\text {EWLR }}$ |  | 70 | - | ns |
|  | WRITE |  | $t_{\text {EWLW }}$ |  | 100 | - | ns |


| Parameter |  | Signal | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | $\mathrm{t}_{\text {cYC6 }}$ |  | 450 | - | ns |
| Address setup time Address hold time |  | $\begin{gathered} \mathrm{A} 0 \\ \mathrm{R} / \overline{\mathrm{W}} \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{AW} 6} \\ & \mathrm{t}_{\mathrm{AH} 6} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 19 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  | D0 to 7 | $\begin{aligned} & \mathrm{t}_{\mathrm{DS} 6} \\ & \mathrm{t}_{\mathrm{DH}} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output disable time Access time |  |  | $\begin{aligned} & \mathrm{t}_{\mathrm{OH} 6} \\ & \mathrm{t}_{\mathrm{ACC}} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 10 | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Enable <br> low pulse width | READ | E | tewhr |  | 140 | - | ns |
|  | WRITE |  | $\mathrm{t}_{\text {EWHW }}$ |  | 60 | - | ns |
| Enable high pulse width | READ | E | $\mathrm{t}_{\text {EWLR }}$ |  | 140 | - | ns |
|  | WRITE |  | $t_{\text {EWLW }}$ |  | 200 | - | ns |

Notes: 1. The input rise/fall time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ is specified at 15 ns or less. When the system cycle time is used at a high speed, it is specified by $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq\left(\mathrm{t}_{\text {CYC6 }}-\mathrm{t}_{\text {EWLW }}-\mathrm{t}_{\text {EWHW }}\right)$ or $\mathrm{tr}+\mathrm{tf} \leq\left(\mathrm{t}_{\text {CYC6 }}-\mathrm{t}_{\text {EWLR }}-\mathrm{t}_{\text {EWHR }}\right)$.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$.
3. $\mathrm{t}_{\text {EWHR }}$ and $\mathrm{t}_{\text {EWHW }}$ are specified by the overlap period in which CS1 is " 0 " $(\mathrm{CS} 2=$ " 1 ") and E is " 1 ".
4. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(3) Serial interface

$V_{D D}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | $\mathrm{t}_{\text {SCYC }}$ |  | 250 | - | ns |
| Serial clock H pulse width |  | $\mathrm{t}_{\text {SHW }}$ |  | 100 | - | ns |
| Serial clock L pulse width |  | $\mathrm{t}_{\text {SLW }}$ |  | 75 | - | ns |
| Address setup time | AO | $\mathrm{t}_{\text {SAS }}$ |  | 50 | - | ns |
| Address hold time |  | $\mathrm{t}_{\text {SAH }}$ |  | 200 | - | ns |
| Data setup time |  | $\mathrm{t}_{\text {SDS }}$ |  | 50 | - | ns |
| Data hold time | SI | $\mathrm{t}_{\text {SDH }}$ |  | 50 | - | ns |
| $\overline{\text { CS }}$ serial clock time |  |  |  | 30 | - | ns |
|  |  | CS | $\mathrm{t}_{\text {CSS }}$ |  | 100 | - |

$$
\mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 4.5 \mathrm{~V}, \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}
$$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | $\mathrm{t}_{\text {SCYC }}$ |  | 500 | - | ns |
| Serial clock H pulse width |  |  | 200 | - | ns |  |
| Serial clock L pulse width |  | $\mathrm{t}_{\text {SLW }}$ |  | 150 | - | ns |
| Address setup time | AO | $\mathrm{t}_{\text {SAS }}$ |  | 100 | - | ns |
| Address hold time |  | $\mathrm{t}_{\text {SAH }}$ |  | 400 | - | ns |
| Data setup time |  |  |  | 100 | - | ns |
| Data hold time | SI | $\mathrm{t}_{\text {SDS }}$ |  | 100 | - | ns |
| $\overline{\text { CS }}$ serial clock time |  | $\mathrm{t}_{\text {SDH }}$ |  | 60 | - | ns |
|  | CS | $\mathrm{t}_{\text {CSS }}$ |  | 200 | - |  |

Notes: 1. The input signal rise and fall times must be within 15 nanoseconds.
2. All signal timings are limited based on $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$ voltage.
3. When it is expected that Vss ranges from -2.4 V to -4.5 V during the operation, increase all the above specifications from -2.7 V to -4.5 V by $30 \%$ before the operation.
(4) Display control timing


Output timing
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{\text {DFR }}$ | $C_{L}=50 \mathrm{pF}$ | - | 10 | 40 | ns |
| DYO "H" delay time | DYO | $\mathrm{t}_{\mathrm{DOH}}$ |  | - | 40 | 100 | ns |
| DYO "L" delay time |  | $\mathrm{t}_{\text {DOL }}$ |  | - | 40 | 100 | ns |

## Output timing

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FR delay time | FR | $t_{\text {DFR }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 15 | 80 | ns |
| DYO "H" delay time | DYO | $\mathrm{t}_{\mathrm{DOH}}$ |  | - | 70 | 200 | ns |
| DYO "L" delay time |  | $\mathrm{t}_{\text {DOL }}$ |  | - | 70 | 200 | ns |

Notes: 1. The otput timing is valid in master mode.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of $\mathrm{V}_{\mathrm{DD}}$.
(5) Reset timing


| $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |  |
| Reset time |  | $\mathrm{t}_{\mathrm{R}}$ |  | 0.5 | - | - | $\mu \mathrm{s}$ |  |
| Reset low pulse width | $\overline{R E S}$ | $\mathrm{t}_{\mathrm{RW}}$ |  | 0.5 | - | - | $\mu \mathrm{s}$ |  |

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | $t_{R}$ |  | 1.0 | - | - | $\mu \mathrm{s}$ |
| Reset low pulse width | $\overline{R E S}$ | $\mathrm{t}_{\mathrm{RW}}$ |  | 1.0 | - | - | $\mu \mathrm{s}$ |

Note: The reset timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## MICROPROCESSOR INTERFACE (Reference example)

The SED1530 series chips can directly connect to 8080 and 6800 -series microprocessors. Also, serial interfacing requires less signal lines between them. When multiple chips are used in the SED1530 series they can be connected to the microprocessor and one of them can be selected by Chip Select.

## 8080-series microprocessors



## 6800-series microprocessors



## Serial interface



## CONNECTION BETWEEN LCD Drivers

The LCD panel display area can easily be expanded by use of multiple SED1530 series chips. The SED1530 series can also be connected to the common driver (SED1635).

## SED1531 to SED1635 (SED1651)



## SED1530 to SED1531



## SED1532 to SED1532




## Dimensional outline drawing of the flexible substrate

(an example) The dimensions are subject to change without prior notice.


## 6. SED1540 Series

## Contents

OVERVIEW ..... 6-1
FEATURES ..... 6-1
BLOCK DIAGRAM ..... 6-2
PACKAGE OUTLINE ..... 6-2
PIN OUT ..... 6-3
Mechanical Specifications ..... 6-4
PIN DESCRIPTION ..... 6-6
System Bus Interface ..... 6-6
LCD Interface ..... 6-6
Oscillator ..... 6-6
Power Supply ..... 6-6
BLOCK DESCRIPTION ..... 6-7
System Bus ..... 6-7
Display Start Line and Line Count Registers ..... 6-9
Column Address Counter ..... 6-9
Page Register ..... 6-9
Display Data RAM ..... 6-9
Common Timing Generator ..... 6-11
Display Data Latch Circuit ..... 6-11
LCD Drive Circuit ..... 6-11
Display Timing Generator ..... 6-11
Oscillation Circuit ..... 6-11
Reset Circuit ..... 6-11
COMMANDS ..... 6-12
Summary ..... 6-12
Command Description ..... 6-13
SPECIFICATIONS ..... 6-18
Absolute Maximum Ratings ..... 6-18
Electrical Specifications ..... 6-19
Example Drive Waveforms ..... 6-26
APPLICATION NOTES ..... 6-27
The Oscillator ..... 6-27
MPU Interface Configuration ..... 6-28
LCD Drive Interface Configuration ..... 6-29
Panel Interface Configuration ..... 6-30

## OVERVIEW

The SED1540 is a segment LCD driver intended for use with medium size LCD panels.
The driver generates LCD drive signals from data supplied by an MPU over a high speed, 8 -bit bus, 4-bit bus and stored in its internal display RAM.
The SED1540 incorporates innovative circuit design strategies, to achieve very low power consumption at a wide range of operating voltages, and a rich command set. These features give the designer a flexible means of implementing small to medium size LCD displays for compact, low power systems.

## FEATURES

- Fast 8-bit MPU interface compatible with 80- and 68family microcomputers
- Rich command set
- 73 segment drive outputs
- 4 common drive outputs
- Selectable $1 / 3$ or $1 / 4$ duty cycle
- Low power consumption $-70 \mu \mathrm{~W}$ maximum
- Wide range of supply voltages, Vss
-2.4 V to -7.0 V
- Implemented in CMOS
- Choice of packages
—SED1540F0A : 100-pin QFP
—SED1540D0A : Aluminum pad chip
-SED1540D0B : Gold bump chip

| Clock Source | fcL | Frame Frequency |
| :--- | :---: | :---: |
| External clock | 4 kHz | $85 / 64 \mathrm{~Hz}$ |
| Internal osc. | 18 kHz | $375 / 281 \mathrm{~Hz}$ |

## BLOCK DIAGRAM



## PACKAGE OUTLINE



## PIN OUT

For chip pad locations see section 4.3, Mechanical Specifications.

| Number | Name | Number | Name | Number | Name | Number | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | SEG71 | 26 | SEG46 | 51 | SEG21 | 76 | E (̄̄D) |
| 2 | SEG70 | 27 | SEG45 | 52 | SEG20 | 77 | R/ $\overline{\mathrm{W}}(\overline{\mathrm{WR}})$ |
| 3 | SEG69 | 28 | SEG44 | 53 | SEG19 | 78 | Vss |
| 4 | SEG68 | 29 | SEG43 | 54 | SEG18 | 79 | DB0 |
| 5 | SEG67 | 30 | SEG42 | 55 | SEG17 | 80 | DB1 |
| 6 | SEG66 | 31 | SEG41 | 56 | SEG16 | 81 | DB2 |
| 7 | SEG65 | 32 | SEG40 | 57 | SEG15 | 82 | DB3 |
| 8 | SEG64 | 33 | SEG39 | 58 | SEG14 | 83 | DB4 |
| 9 | SEG63 | 34 | SEG38 | 59 | SEG13 | 84 | DB5 |
| 10 | SEG62 | 35 | SEG37 | 60 | SEG12 | 85 | DB6 |
| 11 | SEG61 | 36 | SEG36 | 61 | SEG11 | 86 | DB7 |
| 12 | SEG60 | 37 | SEG35 | 62 | SEG10 | 87 | VDD |
| 13 | SEG59 | 38 | SEG34 | 63 | SEG9 | 88 | RES |
| 14 | SEG58 | 39 | SEG33 | 64 | SEG8 | 89 | FR |
| 15 | SEG57 | 40 | SEG32 | 65 | SEG7 | 90 | V3 |
| 16 | SEG56 | 41 | SEG31 | 66 | SEG6 | 91 | $\overline{\text { CS }}$ |
| 17 | SEG55 | 42 | SEG30 | 67 | SEG5 | 92 | NC |
| 18 | SEG54 | 43 | SEG29 | 68 | SEG4 | 93 | M/ |
| 19 | SEG53 | 44 | SEG28 | 69 | SEG3 | 94 | V2 |
| 20 | SEG52 | 45 | SEG27 | 70 | SEG2 | 95 | V1 |
| 21 | SEG51 | 46 | SEG26 | 71 | SEG1 | 96 | COM0 |
| 22 | SEG50 | 47 | SEG25 | 72 | SEG0 | 97 | COM1 |
| 23 | SEG49 | 48 | SEG24 | 73 | A0 | 98 | COM2 |
| 24 | SEG48 | 49 | SEG23 | 74 | OSC1 | 99 | COM3 |
| 25 | SEG47 | 50 | SEG22 | 75 | OSC2 | 100 | SEG72 |


| Duty | Pin |  |
| :---: | :---: | :---: |
|  | $\mathbf{9 8}$ | $\mathbf{9 9}$ |
| $1 / 4$ | COM2 | COM3 |
| $1 / 3$ | NC | COM2 |

## Mechanical Specifications

## SED1540F0A Flat Pack

Dimensions: inches (mm)


## SED1540D Chip Dimensions

Aluminum pad

- Die size: $4.80 \mathrm{~mm} \times 7.04 \mathrm{~mm} \times 0.525 \mathrm{~mm}$
- Pad size: $100 \times 100 \mu \mathrm{~m}$

Gold bump

- Minimum bump pitch: $199 \mu \mathrm{~m}$
- Bump height: $20 \mu \mathrm{~m}+10 /-5 \mu \mathrm{~m}$
- Bump size: $132 \times 111 \mu \mathrm{~m} \pm 20 \mu \mathrm{~m}$


| Pad |  | $\boldsymbol{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| Number | Name |  |  |
| 1 | SEG71 | 159 | 6507 |
| 2 | SEG70 | 159 | 6308 |
| 3 | SEG69 | 159 | 6108 |
| 4 | SEG68 | 159 | 5909 |
| 5 | SEG67 | 159 | 5709 |
| 6 | SEG66 | 159 | 5510 |
| 7 | SEG65 | 159 | 5310 |
| 8 | SEG64 | 159 | 5111 |
| 9 | SEG63 | 159 | 4911 |
| 10 | SEG62 | 159 | 4712 |
| 11 | SEG61 | 159 | 4512 |
| 12 | SEG60 | 159 | 4169 |
| 13 | SEG59 | 159 | 3969 |
| 14 | SEG58 | 159 | 3770 |
| 15 | SEG57 | 159 | 3570 |
| 16 | SEG56 | 159 | 3371 |
| 17 | SEG55 | 159 | 3075 |
| 18 | SEG54 | 159 | 2876 |
| 19 | SEG53 | 159 | 2676 |
| 20 | SEG52 | 159 | 2477 |
| 21 | SEG51 | 159 | 2277 |
| 22 | SEG50 | 159 | 2078 |
| 23 | SEG49 | 159 | 1878 |
| 24 | SEG48 | 159 | 1679 |
| 25 | SEG47 | 159 | 1479 |
| 26 | SEG46 | 159 | 1280 |
| 27 | SEG45 | 159 | 1080 |
| 28 | SEG44 | 159 | 881 |
| 29 | SEG43 | 159 | 681 |
| 30 | SEG42 | 159 | 482 |
| 31 | SEG41 | 504 | 159 |
| 32 | SEG40 | 704 | 159 |
| 33 | SEG39 | 903 | 159 |
| 34 | SEG38 | 1103 | 159 |
|  |  |  |  |


| Pad |  | X | Y |
| :---: | :---: | :---: | :---: |
| Number | Name |  |  |
| 35 | SEG37 | 1302 | 159 |
| 36 | SEG36 | 1502 | 159 |
| 37 | SEG35 | 1701 | 159 |
| 38 | SEG34 | 1901 | 159 |
| 39 | SEG33 | 2100 | 159 |
| 40 | SEG32 | 2300 | 159 |
| 41 | SEG31 | 2499 | 159 |
| 42 | SEG30 | 2699 | 159 |
| 43 | SEG29 | 2898 | 159 |
| 44 | SEG28 | 3098 | 159 |
| 45 | SEG27 | 3297 | 159 |
| 46 | SEG26 | 3497 | 159 |
| 47 | SEG25 | 3696 | 159 |
| 48 | SEG24 | 3896 | 159 |
| 49 | SEG23 | 4095 | 159 |
| 50 | SEG22 | 4295 | 159 |
| 51 | SEG21 | 4641 | 482 |
| 52 | SEG20 | 4641 | 681 |
| 53 | SEG19 | 4641 | 881 |
| 54 | SEG18 | 4641 | 1080 |
| 55 | SEG17 | 4641 | 1280 |
| 56 | SEG16 | 4641 | 1479 |
| 57 | SEG15 | 4641 | 1679 |
| 58 | SEG14 | 4641 | 1878 |
| 59 | SEG13 | 4641 | 2078 |
| 60 | SEG12 | 4641 | 2277 |
| 61 | SEG11 | 4641 | 2477 |
| 62 | SEG10 | 4641 | 2676 |
| 63 | SEG9 | 4641 | 2876 |
| 64 | SEG8 | 4641 | 3075 |
| 65 | SEG1 | 4641 | 3275 |
| 66 | SEG6 | 4641 | 3474 |
| 67 | SEG5 | 4641 | 3674 |
| 68 | SEG4 | 4641 | 3948 |
|  |  |  |  |


| Pad |  | X | Y |
| :---: | :---: | :---: | :---: |
| Number | Name |  |  |
| 69 | SEG3 | 4641 | 4148 |
| 70 | SEG2 | 4641 | 4347 |
| 71 | SEG1 | 4641 | 4547 |
| 72 | SEGO | 4641 | 4789 |
| 73 | A0 | 4641 | 5048 |
| 74 | OSC1 | 4641 | 5247 |
| 75 | OSC2 | 4641 | 5447 |
| 76 | E ( $\overline{\mathrm{RD}}$ ) | 4641 | 5646 |
| 77 | R/W (WR) | 4641 | 5846 |
| 78 | VSS | 4641 | 6107 |
| 79 | DB0 | 4641 | 6307 |
| 80 | DB1 | 4641 | 6506 |
| 81 | DB2 | 4295 | 6884 |
| 82 | DB3 | 4095 | 6884 |
| 83 | DB4 | 3896 | 6884 |
| 84 | DB5 | 3696 | 6884 |
| 85 | DB6 | 3497 | 6884 |
| 86 | DB7 | 3297 | 6884 |
| 87 | VDD | 3098 | 6884 |
| 88 | RES | 2898 | 6884 |
| 89 | FR | 2699 | 6884 |
| 90 | V3 | 2499 | 6884 |
| 91 | CS | 2300 | 6884 |
| 92 | NC | 2100 | 6884 |
| 93 | M/ $\bar{S}$ | 1901 | 6884 |
| 94 | V2 | 1701 | 6884 |
| 95 | V1 | 1502 | 6884 |
| 96 | COMO | 1302 | 6884 |
| 97 | COM1 | 1103 | 6884 |
| 98 | COM2 | 903 | 6884 |
| 99 | COM3 | 704 | 6884 |
| 100 | SEG72 | 504 | 6884 |
| - | - | - | - |
| - | - | - | - |

## PIN DESCRIPTION

## System Bus Interface

D0 - D7:
8-bit, tri-state, bi-directional I/O bus

## A0:

Data/command select input

- A0=0: Display control data on D0-D7
- A0=1: Display data D0-D7


## RES:

Reset and interface configuration input. The driver is reset on any edge of RES.
After reset the SED1540F is in the following state

- Display off
- Display startline register: Line 1
- Static drive off
- Column address counter: 0
- Page address register: 0
- Duty cycle: $1 / 4$
- ADC: Forward (ADC command D0 $=$ " 0 ". ADC status flag " 1 ")
- Read-modify-write OFF

In addition the MPU interface is configured by the level of $\overline{\mathrm{RES}}$ as given in the table below

| RES | Interface | A0 | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{C S}}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High | 68 MPU | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
| Low | 80 MPU | $\uparrow$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\uparrow$ | $\uparrow$ |

$\overline{\mathbf{C S}}$ : Active low chip select input

## $\mathbf{E}$ or $\overline{\mathbf{R D}}$ :

- $\overline{\mathrm{RES}}=1$ : Enable clock input
- $\overline{\mathrm{RES}}=0$ : Active low read input. Taking both $\overline{\mathbf{C S}}$ and $\overline{\mathrm{RD}}$ inputs low causes the driver to drive the MPU bus.
$\mathbf{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{WR}}$ :
- $\overline{\mathrm{RES}}=1:$ Read/write input
- $\overline{\mathrm{RES}}=0$ : Active low write strobe input. Data is latched into the driver on the falling edge of $\overline{\mathbf{W R}}$.


## LCD Interface

## $\mathbf{M} / \overline{\mathbf{S}}$ :

Master/slave driver select input.

- $\mathrm{M} / \overline{\mathrm{S}}=1$ : Master
- $\mathrm{M} / \overline{\mathrm{S}}=0$ : Slave

The operation is different in master and slave mode as given in the table below.

| M/S | COM output | OSC1 | OSC2 | FR |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Valid | Input | Output | Output |
| 0 | Valid $^{*}$ | NC | Input | Input |

Note: Using FR to synchronise master and slave drivers will produce in phase COM outputs.

FR:
LCD AC drive signal input/output.

- $M / \bar{S}=1$ : Output
- $M / \bar{S}=0$ : Input


## SEG0 to SEG72:

LCD segment (column) driver outputs. The output levels of these pins are given in the table below.

| FR | Data |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | VDD | $\mathrm{V}_{2}$ |
| 0 | $\mathrm{~V}_{3}$ | $\mathrm{~V}_{1}$ |

## COM0 to COM13:

LCD common (row) driver outputs. The output levels of these pins depend on FR and the output of the common counter and are given in the table below.

| FR | Counter |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | $\mathrm{~V}_{3}$ | $\mathrm{~V}_{1}$ |
| 0 | VDD | $\mathrm{V}_{2}$ |

## Oscillator

## OSC1:

- $\mathrm{M} / \overline{\mathrm{S}}=1$ : Connect the internal oscillator feedback register, Rf, to this pin.
- $\mathrm{M} / \overline{\mathrm{S}}=0$ : Leave open.

OSC2:

- $\mathrm{M} / \overline{\mathrm{S}}=1$ : Connect the internal oscillator feedback resistor, Rf , to this pin.
- $M / \bar{S}=0$ : Clock input.


## Power Supply

## VDD:

+5 V input ( 0 V ground)
Vss:
0 V ground (-5 V input)
V1, V2, V3:
LCD driver power supply. These voltages must conform to the following relation
$\mathrm{VDD} \geq \mathrm{V} 1 \geq \mathrm{V} 2 \geq \mathrm{V} 3$

## BLOCK DESCRIPTION

## System Bus

## Data transfer

The SED 1540 F driver uses the $\mathrm{A} 0, \mathrm{E}$ (or $\overline{\mathrm{RD}}$ ) and R/W (or $\overline{\mathrm{WR}}$ ) signals to transfer data between the system MPU and internal registers. The combinations used are given in the table below.
In order to match the timing requirements of the MPU with those of the display data RAM and control registers, all data is latched into and out of the driver. This introduces a one cycle delay between a read request for data and the data arriving. For example, when the MPU executes a read cycle to access display RAM, the current contents of the latch are placed on the system data bus while the desired contents of the display RAM are moved into the latch.
By using an MPU data bus I/O latch the display data

RAM access timing is determined by the driver cycle time, tcyc, not by the RAM access time. In general this strategy leads to faster data transfers between the driver and the MPU.
If the MPU access frequency is likely to exceed $1 / t c y c$, then the designer has the choice of inserting NOPs into the access loop or polling the driver, by reading the busy flag, to see if it will accept new data or instructions. This means that a dummy read cycle has to be executed at the start of every series of reads.
No dummy cycle is required at the start of a series of writes as data is transferred automatically from the input latch to its destination.

| Common | 68 MPU | 80 MPU |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| A0 | R/W | RD | WR |  |
| 1 | 1 | 0 | 1 | Read display data |
| 1 | 0 | 1 | 0 | Write display data |
| 0 | 1 | 0 | 1 | Read status |
| 0 | 0 | 1 | 0 | Write to internal register (command) |

WRITE


Figure 1 Bus Buffer Delay

## Busy flag

When the Busy flag is logical 1, the SED1540 is executing its internal operations. Any command other than Status Read is rejected during this time. The Busy flag is output at pin D7 by the Status Read command. If an
appropriate cycle time (tcyc) is given, this flag needs not be checked at the beginning of each command and, therefore, the MPU processing capacity can greatly be

## Display Start Line and Line Count Registers

The contents of this register form a pointer to a line of data in display data RAM corresponding to the first line of the display (COM0), and are set by the "Set Display Start Line" command (see section 3).
The contents of the display start-line register are copied into the line count register at the start of every frame, that is on each edge of FR. The line count register is incremented by the CL clock once for every display line, thus generating a pointer to the current line of data in display data RAM being transferred to the segment driver ciruits.

## Column Address Counter

The column address counter is a 7-bit presettable counter which supplies the column address (see figure 2) for MPU accesses to the display data RAM. The counter is incremented by one every time the driver receives a Read
or Write Display Data Command.
Addresses above 50 H are invalid, and the counter will not increment past this valu. The contents of the column address conter are set with the Set Column Address command.

## Page Register

The page register is a 2-bit register which supplies the page address (see figure 2) for MPU accesses to the display data RAM. The contents of the Page Register are set by the Set Page Register Command.

## Display Data RAM

The display data RAM stores the LCD display data, on a 1 -bit per pixel basis. The relation-ship between display data, display address and the display is shown in figure 2.


Figure 2 Display Data RAM Addressing

## Common Timing Generator

This circuit generates common timing and frame (FR) signals from the basic clock CL. The "Select Duty Cycle" command selects a duty cycle of $1 / 3$ or $1 / 4$.

## Display Data Latch Circuit

This latch stores one line of display data for use by the LCD driver interface circuitry. The output of this latch is controlled by the "Display ON/OFF" and "Static Driver ON/OFF" commands.

## LCD Drive Circuit

The LCD driver circuitry generates the 77 4-level signals used to drive the LCD panel, using output from the display data latch and the common timing generator circuitry.

## Display Timing Generator

This circuit generates the internal display timing signal using the basic clock OSC1, and the frame signal, FR. FR is used to generate the dual frame AC-drive waveform (type B drive) and to lock the line counter and common timing generator to the system frame rate.
OSC1 is used to lock the line counter to the system line scan rate.

## Oscillation Circuit

The oscillator is a low power RC oscillator whose frequency of oscillation is determined by the value of the feedback resistor Rf or an externally generated 50\% duty cycle clock input via OSC1. If a slave SED1540F is used, its OSC2 input is connected to the OSC2 output of the master driver.

## Reset Circuit

This circuit senses both the edge and the level of the signal at the $\overline{\operatorname{RES}}$ pin and uses this information to

- Initialization status

1. Display is off.
2. Display start line register is set to line 1 .
3. Static drive is turned off.
4. Column address counter is set to address 0 .
5. Page address register is set to page 0 .
6. $1 / 4$ duty is selected.
7. Forward ADC is selected (ADC command D 0 is 0 and ADC status flag is 1 ).
8. Read-modify-write is turned off.

The input signal level at $\overline{\mathrm{RES}}$ pin is sensed, and an MPU interface mode is selected as shown on Table 1. For the 80 -series MPU, the $\overline{\mathrm{RES}}$ input is passed through the inverter and the active high reset signal must be entered. For the 68 -series MPU, the active low reset signal must be entered.

When the Reset command is issued, initialization items 2,4 and 5 above are executed.

As shown for the MPU interface (reference example), the $\overline{\text { RES }}$ pin must be connected to the Reset pin and reset at the same time as the MPU initialization.

If the MPU is not initialized by the use of $\overline{\operatorname{RES}}$ pin during power-on, an unrecoverable MPU failure may occur.

## SED1540 Series

## COMMANDS

## Summary

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\text { WR }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Display On/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0/1 | Turns display on or off. <br> 1: ON, O: OFF |
| Display start line | 0 | 1 | 0 | 1 | 1 | 0 | Display start address (0 to 31) |  |  |  |  | Specifies RAM line corresponding to top line of display. |
| Set page address | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Page (0 to 3) |  | Sets display RAM page in page address register. |
| Set column (segment) address | 0 | 1 | 0 | 0 | Column address (0 to 72) |  |  |  |  |  |  | Sets display RAM column address in column address register. |
| Read status | 0 | 0 | 1 | Busy | ADC | ON/OFF | Reset | 0 | 0 | 0 | 0 | Reads the following status:  <br> BUSY 1: busy <br> 0: Ready <br> ADC 1: Forward <br> 0: Reverse <br> ON/OFF 1: Display off <br> 0: Display on <br> RESET 1: being reset <br>  <br> 0: Normal |
| Write display data | 1 | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data from data bus into display RAM. |
| Read display data | 1 | 0 | 1 | Read data |  |  |  |  |  |  |  | Reads data from display RAM onto data bus. |
| Select ADC | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0/1 | 0: Forward, 1: Reverse |
| Statis drive ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0/1 | Selects static driving operation. <br> 1: Static drive, 0 : Normal driving |
| Select duty | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0/1 | Selets LCD duty cycle $\text { 1: } 1 / 4,0: 1 / 3$ |
| Read Modify Write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments the column address register by 1 druing write only. |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Read modify write OFF |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Sets the display start line register to line 1 , and sets the column address counter and page address register to 0 . |

* The Power Save mode is selected if the static drive is turned ON when the display is OFF.


## Command Description

## Display ON/OFF

Table 3 is the command table. The SED1540 identifies a data bus using a combination of A0 and R/信 ( $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}})$ signals. As the MPU translates a command in the internal timing only (independent from the external clock), its speed is very high. The busy check is usually not required.

| $\mathrm{A}_{0}$ | RD | $\mathrm{R} / \overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | D |
| AEH, AFH |  |  |  |  |  |  |  |  |  |  |

This command turns the display on and off.
$\mathrm{D}=1$ : Display ON
$\mathrm{D}=0$ : Display OFF

## Display Start Line

This command specifies the line address shown in Figure 2 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command, the vertical smooth scrolling and paging can be used.

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | $\overline{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{D}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |
| 0 | C 0 H to DFH |  |  |  |  |  |  |  |  |  |


| $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | Line Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 31 |

See figure 2.

## Set Page Address

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.


| A1 | A0 | Page |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | 3 |

See figure 2.

## Set Column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80 , and the page address is not changed continuously.


| $A_{6}$ | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | A0 | Column Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 79 |

## Read Status

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |

Reading the command $\mathrm{I} / \mathrm{O}$ register $(\mathrm{A} 0=0)$ yields system status information.

- The BUSY bit indicates whether the driver will accept a command or not.

Busy $=1$ : The driver is currently executing a command or is resetting. No new command will be accepted.
Busy=0: The driver will accept a new command.

- The ADC bit indicates the way column addresses are assigned to segment drivers.

ADC=1: Normal. Column address $n \rightarrow$ segment driver $n$.
ADC=0: Inverted. Column address 79-n $\rightarrow$ segment driver n .

- The ON/OFF bit indicates the current status of the display.

ON/OFF=1: Display OFF
RESET=0: Display ON

- The RESET bit indicates whether the driver is executing a reset or is in normal operating mode.

RESET=1: Currently executing reset command
RESET $=0$ : Normal operation

## Write Display Data

| $A_{0}$ | $\overline{R D}$ | $\bar{R} \overline{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

Writes 8-bits of data into the display data RAM at a location specified by the contents of the column address and page address registers, and increments the column address register by one.

## Read Display Data

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read data |  |  |  |  |  |  |  |

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O buffer with display data from the display data RAM location specified by the contents of the column address and page address registers and increments the column address register.
After loading a new address into the column address register, one dummy read is required before valid data is obtained.

## Select ADC

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} \overline{\mathrm{W}}}$ | WR | D | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

AOH, A1H
Selects the relationship between display data RAM column addresses and segment drivers.
$\mathrm{D}=1:$ SEG0 $\leftarrow$ column address 4FH, $\ldots$. (inverted)
$\mathrm{D}=0:$ SEG $0 \leftarrow$ column address $00 \mathrm{H}, \ldots$ (normal)
This command is provided to reduce restrictions on the placement of driver ICS and routing of traces during printed circuit board design. See figure 2 for a table of segments and column addresses for the two values of D.

## Static Drive ON/OFF

| $A_{0}$ | $\overline{R D}$ | $\frac{R / W}{W R}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

A4H, A5H
Forces display on and all common outputs to be selected.
$\mathrm{D}=1$ : Static drive on
$\mathrm{D}=0$ : Static drive off

## Select Duty

| A 0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | D |

A8H, A9H
Sets the duty cycle of the LCD drive.
$\mathrm{D}=1: 1 / 4$ duty cycle
$\mathrm{D}=0: 1 / 3$ duty cycle

## Read-Modify-Write

This command is used in combination with the End command. Once the Read-Modify-Write command is entered, the column address is incremented by 1 only by the display data write command but not incremented by the display data read command. This status is kept until the End command is entered.
When the End command is entered, the column address is returned to the column address when the Read-Modify-Write command is entered. This function can reduce the load of MPU when it repeatedly changes data of the specific display area such as a blinking cursor.

| A 0 | RD | $\mathrm{R} / \mathrm{W}$ | WR | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D 0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| E 0 H |  |  |  |  |  |  |  |  |  |  |

* Any command other than data read and write can be used during the Read-Modify-Write mode. However, the Column Address Set command cannot be used.

Sequence when the cursor is displayed


## End



Cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the read-modify-write command.

## Reset

This command resets the display start line register, column address counter, and page address register to their initial status. This command does not affect on the display data RAM. For details, see the Reset circuit of the functional block explanation.

The counter and registers are reset after the Reset command has been entered.

| $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{WR}}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

When the power supply is turned on, a Reset signal is entered in the $\overline{\operatorname{RES}}$ pin. The Reset command cannot be used instead of this Reset signal.

## Power Save (compound command)

The system enters the power save state by switching the static drive on in the display off state, reducing the consumed current almost to static current. The internal state in the power save state is as follows:

- The LCD drive is stopped, and the segment and common drivers output the VDD level.
- Oscillating external clock entry is inhibited, and OSC2 becomes floating.
- The display data and the operation mode are held.

The power save state can be canceled by switching the display on or static drive off.
When the LCD drive voltage level is supplied by an externally-equipped resistance dividing circuit, the current flowing through the resistor must be cut by means of the power save signal.


## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) |  | Vss | -8.0 to +0.3 | V |
| Supply voltage (2) |  | V3 | -15.0 to +0.3 | V |
| Supply voltage (3) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ | V3 to +0.3 | V |
| Input voltage |  | Vin | Vss-0.3 to +0.3 | V |
| Output voltage |  | Vo | Vss-0.3 to +0.3 | V |
| Power dissipation |  | PD | 250 | mW |
| Operating temperature |  | Topr | -40 to +85 | deg. C |
| Storage temperature | QFP | Tstg | -65 to +150 | deg. C |
|  | chip |  | -55 to +125 |  |
| Soldering temperature $\times$ time (at lead) |  | Tsol | 260, 10 | deg. C, s |

Notes: 1. All voltages are specified relative to VDD $=0 \mathrm{~V}$.
2. The following relation must always hold $\mathrm{VDD} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3}$.
3. Exceeding the absolute maximum ratings may cause permanent damage to the device.

Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced during the soldering process, so care should be taken to avoid thermally stressing the package during board assembly.

## Electrical Specifications

## DC Characteristics

$(\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{VDD}=0 \mathrm{~V})$

| Parameter |  | Symbol | Condition |  | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Operating <br> voltage (1) <br> See note 1. | Recommended |  | Vss |  |  | -5.5 | -5.0 | -4.5 | V | Vss |
|  | Allowable |  |  |  | -7.0 | - | -2.4 |  |  |  |
| Operating voltage (2) | Recommended | V3 |  |  | -11.0 | - | -3.5 | V | V 3 , |  |
|  | Allowable |  |  |  | -11.0 | - | -2.7 |  | See note 10. |  |
|  | Allowable | V1 |  |  | $0.6 \times \mathrm{V} 3$ | - | VDD | V | V1 |  |
|  | Allowable | V2 |  |  | V3 | - | $0.4 \times \mathrm{V} 3$ | V | V2 |  |
| High-level input voltage |  | VIHT |  |  | Vss+2.0 | - | VDD | V | See note 2 |  |
|  |  | VIHC |  |  | $0.2 \times \mathrm{V}$ ss | - | VDD |  | See note 3 |  |
| Low-level input voltage |  | VILT |  |  | VSs | - | Vss+0.8 | V | See note 2 |  |
|  |  | VILC |  |  | Vss | - | $0.8 \times \mathrm{Vss}$ |  | See note 3 |  |
| High-level output voltage |  | Voht | $\mathrm{lOH}=-3.0 \mathrm{~mA}$ |  | Vss+2.4 | - | - | V | See note 4 |  |
|  |  | VoHC1 | $\mathrm{lOH}=-2.0 \mathrm{~mA}$ |  | Vss+2.4 | - | - |  | See note 5 |  |
|  |  | VohC2 | $\mathrm{IOH}=-120 \mu \mathrm{~A}$ |  | $0.2 \times \mathrm{V}$ ss | - | - |  | OSC2 |  |
| Low-level output voltage |  | Volt | $\mathrm{IOL}=3.0 \mathrm{~mA}$ |  | - | - | Vss+0.4 |  | See note 4 |  |
|  |  | Volc1 | $\mathrm{lOL}=2.0 \mathrm{~mA}$ |  | - | - | Vss+0.4 | V | See note 5 |  |
|  |  | Volc2 | $\mathrm{lOL}=120 \mu \mathrm{~A}$ |  | - | - | $0.8 \times \mathrm{Vss}$ |  | OSC2 |  |
| Input leakag | e current | ILI |  |  | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | See note 6. |  |
| Output leakag | gage current | ILO |  |  | -3.0 | - | 3.0 | $\mu \mathrm{A}$ | See note 7. |  |
| LCD driver ON resistor |  | Ron | Ta $=25$ deg. C | $\mathrm{V}_{3}=-5.0 \mathrm{~V}$ | - | 5.0 | 7.5 | k $\Omega$ | SEG0 to 72, COMO to 3 . See note 11 . |  |
|  |  | $\mathrm{V}_{3}=-3.5 \mathrm{~V}$ |  | - | 10.0 | 50.0 |  |  |  |
| Static curren | t dissipation |  | IDD0 | $\overline{\mathrm{CS}}=\mathrm{CL}=\mathrm{VDD}$ |  | - | 0.05 | 1.0 | $\mu \mathrm{A}$ | VDD |

DC Characteristics (Cont'd)
$(\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{V} D \mathrm{D}=0 \mathrm{~V})$

| Parameters | Symbol | Condition |  | Rating |  |  | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Dynamic current dissipation | IDD (1) | During display | fosc $=4 \mathrm{kHz}$ | - | 1.5 | 4.0 | $\mu \mathrm{A}$ | VDD |
|  |  | $\mathrm{V}_{3}=-5.0 \mathrm{~V}$ | $\mathrm{Rf}=1 \mathrm{M} \Omega$ | - | 9.5 | 15.0 |  |  |
|  | IDD (2) | During assess fcyc $=200 \mathrm{kHz}$ |  | - | 300 | 500 |  | See note 8. |
| Input pin capacitance | CIN | $\mathrm{Ta}=25$ deg. $\mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | - | 5.0 | 8.0 | pF | All input pins |
| Oscillation frequency | fosc | $\mathrm{Rf}=1.0 \mathrm{M} \Omega \pm 2$ | \%, Vss=-5.0V | 15 | 18 | 21 | kHz | See note 9 . |
|  |  | Rf $=1.0 \mathrm{M} \Omega \pm 2 \%$, Vss $=-5.0 \mathrm{~V}$ |  | 11 | 16 | 21 |  |  |
| Reset time | tR |  |  | 1.0 | - | 1000 | $\mu \mathrm{S}$ | $\overline{\text { RES }}$ |

Notes: 1. Operation over the specified voltage range is guaranteed, except where the supply voltage changes suddenly during CPU access.
2. $\mathrm{A} 0, \mathrm{D} 0$ to $\mathrm{D} 7, \mathrm{E}($ or $\overline{\mathrm{RD}}), \mathrm{R} / \overline{\mathrm{W}}$ (or $\overline{\mathrm{WR}}$ ) and $\overline{\mathrm{CS}}$
3. CL, FR, M/ $\bar{S}$ and $\overline{R E S}$
4. D0 to D7
5. FR
6. $\mathrm{A} 0, \mathrm{E}($ or $\overline{\mathrm{RD}}$ ), R/ $\overline{\mathrm{W}}$ (or $\overline{\mathrm{WR}}$ ), $\overline{\mathrm{CS}}, \mathrm{CL}$ and $\mathrm{M} / \overline{\mathrm{S}}, \overline{\mathrm{RES}}$
7. When D0 to D7 and FR are high impedance.
8. During continual write access at a frequency of tcyc. Current consumption during access is effectively proportional to the access frequency.
9. See figure below for details
10. See figure below for details
11. For a voltage differential of 0.1 V between input $(\mathrm{V} 1, \ldots, \mathrm{~V} 2)$ and output (COM, SEG) pins. All voltages within specified operating voltage range.

## Relationship between fosc, ffr and Rf

fosc vs Rf




Relationship between fCL and FR


Operating bounds on Vss and V3


## AC Characteristics

- MPU Bus Read/Write I (80-family MPU)

$(\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%)$

| Parameters | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Address hold time | tah8 |  | 10 | - | ns | A0, $\overline{C S}$ |
| Address setup time | taW8 |  | 20 | - | ns |  |
| System cycle time | tcyc8 |  | 1000 | - | ns | $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ |
| Control pulsewidth | tcc |  | 200 | - | ns |  |
| Data setup time | tDS8 |  | 80 | - | ns | D0 to D7 |
| Data setup time | tDH8 |  | 10 | - | ns |  |
| $\overline{\mathrm{RD}}$ access time | tACC8 | $C L=100 \mathrm{pF}$ | - | 90 | ns |  |
| Output disable time | tch8 |  | 10 | 60 | ns |  |

Notes: 1. All parameter values for a Vss of -3.0 V are about $100 \%$ up of their value for a Vss of -5.0 V .
2. All inputs must have a rise and fall time of less than 15 ns .

- MPU Bus Read/Write II (68-family MPU)

$(\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{Vss}=-5 \mathrm{~V} \pm 10 \%)$

| Parameters | Symbol | Condition | Rating |  | Unit | Signal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| System cycle time | tcyc6 |  | 1000 | - | ns | A0, $\overline{C S}, \mathrm{R} / \mathrm{W}$ |
| Address setup time | taw6 |  | 20 | - | ns |  |
| Address hold time | taH6 |  | 10 | - | ns |  |
| Data setup time | tDS6 |  | 80 | - | ns | D0 to D7 |
| Data hold time | tDH6 |  | 10 | - | ns |  |
| Output disable time | toh6 | $\mathrm{CL}=100 \mathrm{pF}$ | 10 | 60 | ns |  |
| Access time | tAcc6 |  | - | 90 | ns |  |
| Enable Read <br>   | tew |  | 100 | - | ns | E |
| pulse width ${ }^{\text {a }}$ Write |  |  | 8 | - | ns |  |

Notes: 1. tcyc6 is the cycle time of $\overline{\mathrm{CS}} . \mathrm{E}$, not the cycle time of E.
2. All parameter values for a Vss of -3.0 V are about $100 \%$ up of their value for a Vss of -5.0 V .
3. All inputs must have a rise and fall time of less than 15 ns .

- Display Control Signal Timing


Input
( $\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{VSS}=-5.0 \mathrm{~V} \pm 10 \%$ )

| Parameters | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Low-level pulse width | tWLCL |  | 35 | - | - | $\mu \mathrm{s}$ |  |
| High-level pulse width | twHCL |  | 35 | - | - | $\mu \mathrm{s}$ | CL |
| Rise time | tr |  | - | 30 | 150 | ns |  |
| Fall time | tf |  | - | 30 | 150 | ns |  |
| FR delay time | tDFR |  | -2.0 | 0.2 | 2.0 | $\mu \mathrm{~s}$ | FR |

## Output

( $\mathrm{Ta}=-20$ to $75 \mathrm{deg} . \mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ )

| Parameters | Symbol | Condition | Rating |  |  | Unit | Signal |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TDFR | $\mathrm{CL}=100 \mathrm{pF}$ | - | Typ. |  |  |
| FR delay time |  | 0.2 | 0.4 | $\mu \mathrm{~s}$ | FR |  |

Notes: 1. The listed input tDFR applies to the SED1540 in slave mode. The listed output tDFR applies to the
SED1540 in master mode.
2. All parameter values for a Vss of -3.0 V are about $100 \%$ up of their value for a Vss of -5.0 V .

Example Drive Waveforms (1/3 Bias, 1/4 duty)


## APPLICATION NOTES

## The Oscillator

The external feedback resistor, Rf, is connected as shown in figure 3 .


Figure 3 External Rf Connection
Notes: 1. Parasitic capacitance in the feedback loop will decrease fosc. The leads of the feedback resistor, Rf, must be kept as short as possible. It may be necessary to reduce Rf to keep fosc within its specified limits.
2. If a system has two or more slave drivers, a CMOS buffer will be required.

MPU Interface Configuration
80 Family MPU


68 Family MPU


## LCD Drive Interface Configuration

SED1540 - SDE1540 (Internal Oscillator)


## SED1540 - SED1540 (External clock)



Notes: 1. The duty cycle of the slave must be the same as that for the master.
2. If a system has two or more slave drivers a CMOS buffer will be required.

## Panel Interface Configuration



## 7. SED1560 Series

## Contents

OVERVIEW ..... 7-1
FEATURES ..... 7-1
PAD LAYOUT ..... 7-2
PAD Center Coordinates ..... 7-3
BLOCK DIAGRAM ..... 7-4
PIN DESCRIPTION ..... 7-5
Power Supply ..... 7-5
LCD Driver Supplies ..... 7-5
Microprocessor Interface ..... 7-6
Oscillator and Timing Control ..... 7-7
LCD Driver Outputs ..... 7-8
SPECIFICATIONS ..... 7-9
Absolute Maximum Ratings ..... 7-9
DC Characteristics ..... 7-10
Reset ..... 7-14
Display control timing ..... 7-15
Input timing ..... 7-15
Output timing ..... 7-16
(1) System buses ..... 7-16
(2) System buses ..... 7-18
(3) Serial interface ..... 7-19
FUNCTIONAL DESCRIPTION ..... 7-21
Microprocessor Interface ..... 7-21
Parallel/serial interface ..... 7-21
Parallel interface ..... 7-21
Serial interface ..... 7-21
Chip select inputs ..... 7-22
Data Transfer ..... 7-22
Status Flag ..... 7-23
Display Data RAM ..... 7-24
Column Address Counter ..... 7-25
Page Address Register ..... 7-25
Initial Display Line Register ..... 7-25
Output Selection Circuit ..... 7-25
SED1560 Output Status ..... 7-27
SED1561 Output Status ..... 7-27
SED1562 Output Status ..... 7-28
Display Timers ..... 7-28
Line counter and display data latch timing ..... 7-28
FR and SYNC ..... 7-28
Common timing signals ..... 7-28
LCD Driver ..... 7-31
Display Data Latch Circuit ..... 7-32
LCD Driver Circuit ..... 7-32
Oscillator Circuit ..... 7-32
FR Control Circuit ..... 7-32
Power Supply Circuit ..... 7-32
Voltage Tripler ..... 7-33
Voltage Regulator ..... 7-33
Liquid Crystal Voltage Generating Circuit ..... 7-36
Reset ..... 7-39
COMMANDS ..... 7-39
The Command Set ..... 7-39
Commands ..... 7-41
Display ON/OFF ..... 7-41
Initial Display Line ..... 7-41
Page Address Set ..... 7-41
Column Address Set ..... 7-41
Read status ..... 7-41
Write Display Data ..... 7-42
Read Display Data ..... 7-42
Select ADC ..... 7-42
Normal/Inverse Display ..... 7-42
Display All Points ON/OFF ..... 7-42
Select Duty ..... 7-43
Duty +1 ..... 7-43
Set $n$-lineE Inversion ..... 7-43
Cancel $n$-line Inversion ..... 7-43
Modify Read ..... 7-43
End ..... 7-44
Reset ..... 7-44
Output Status Register ..... 7-44
LCD Power Supply ON/OFF ..... 7-45
Completion of Built-in Power On ..... 7-45
Sequence in the Built-in Power ON/OFF Status ..... 7-45
Electronic Volume Control Register ..... 7-46
Power Save (Complex Command) ..... 7-46
Sequence in the Power Save Status ..... 7-46
COMMAND DESCRIPTION ..... 7-48
Instruction Setup Examples ..... 7-48
Connection between LCD drivers ..... 7-51
Microprocessor Interface ..... 7-52
8080-series microprocessors ..... 7-52
6800-series microprocessors ..... 7-52
Serial interface ..... 7-52
LCD Panel Interface Examples ..... 7-53
Single-chip configurations ..... 7-53
Multiple-chip configurations ..... 7-53
Special Common Driver Configurations ..... 7-54
SED1560T TAB Pin Layout ..... 7-55
TCP DEMENSIONS (2 Ways) ..... 7-56
TCP DEMENSIONS (4 Ways) ..... 7-57

## OVERVIEW

The SED1560 series is a single-chip LCD driver for dotmatrix liquid crystal displays. It accepts serial or 8-bit parallel display data directly from a microprocessor and stores data in an on-chip $166 \times 65$-bit RAM.
The SED1560 features 167 common and segment outputs to drive either a $65 \times 102$-pixel (SED1560) display ( 4 rows $\times 6$ columns with $16 \times 16$-pixel characters) or a $33 \times 134$-pixel (SED1561) display ( 2 rows $\times 8$ columns with $16 \times 16$-pixel characters) or a $17 \times 150$-pixel (SED1562) display ( 1 row $\times 9$ columns with $16 \times 16$ characters). In addition, two SED1560s can be connected together to drive a $65 \times 268$-pixel graphics display panel.
The SED 1560 series can read and write RAM data with the minimum current consumption as it does not require any external operation clock. Also, it has a built-in LCD power supply featuring the very low current consumption and, therefore, the display system of a high-performance but handy instrument can be realized by use of the minimum current consumption and LSI chip configuration.
The SED 1560 Series has the SED1560, SED1561 and SED1562 available according to the duty.

## FEATURES

- Wide variety of duty and display areas

| Model | Duty | LCD bias | Single-chip <br> display area |
| :---: | :---: | :---: | :---: |
|  | $1 / 65$ |  | $65 \times 102$ |
| SED1560 | $1 / 64$ | $1 / 9$ | $64 \times 102$ |
|  | $1 / 49$ | $1 / 7$ | $49 \times 102$ |
|  | $1 / 48$ |  | $48 \times 102$ |
| SED1561 | $1 / 33$ |  | $33 \times 134$ |
|  | $1 / 32$ | $1 / 7$ | $32 \times 134$ |
|  | $1 / 25$ | $1 / 5$ | $25 \times 134$ |
|  | $1 / 24$ |  | $24 \times 134$ |
| SED1562 | $1 / 17$ | $1 / 5$ | $17 \times 150$ |
|  | $1 / 16$ |  | $16 \times 150$ |

Note: The LCD bias is obtained if the built-in power
supply is used.

- On-chip $166 \times 65$-bit display RAM
- Direct relationship between RAM bits and display pixels.
- High speed Interfaces to 6800- and 8080-series microprocessors
- Selectable 8 -bit parallel/serial interface
- Many command functions
- On-chip LCD power circuit including DC/DC voltage converter, voltage regulator and voltage followers.
- On-Chip Contrast control.
- Two types of Vreg (Built-in power supply regulator temperature gradient).
- Type 1 (SED156*DO*, SED156*DA*)... $-0.2 \% /{ }^{\circ} \mathrm{C}$
- Type2 (SED1560DE*)... $0.00 \% /{ }^{\circ} \mathrm{C}$
- On-chip oscillator
- Ultra low power consumption
- Power Supply

Vdd - Vss -2.4 V to -6.0 V
VDd - V5 -3.5 V to -16.0 V

- $\mathrm{Ta}=-30$ to $85^{\circ} \mathrm{C}$
- CMOS process
- TCP, QTCP
- The system is not designed against the radio activity.


## PAD LAYOUT



- Au-Bump

| Chip size | $: 8.08 \times 5.28 \mathrm{~mm}$ |
| :--- | :--- |
| Pad pitch | $: 100 \mu \mathrm{~m}($ Min. $)$ |
| Chip thickness | $: 625 \mu \mathrm{~m}$ |
|  | $: 300 \mu \mathrm{~m}($ Al-pad $)$ |

Bump size A : $103 \mu \mathrm{~m} \times 95 \mu \mathrm{~m}$ (Typ.) $\underset{\substack{\text { (Pad No. } 1 \\ 44 \sim 49}}{\sim}$ 6, 18, $36 \sim 42$,
Bump size B : $69 \mu \mathrm{~m} \times 95 \mu \mathrm{~m}$ (Typ.) (other then the above)
Bump hight : $23 \mu \mathrm{~m}$ (Typ.)

- Al-pad

$$
\begin{array}{ll}
\text { Pad size A } & : 111 \mu \mathrm{~m} \times 102 \mu \mathrm{~m} \text { (Typ.) } \begin{aligned}
(\text { Pad No. } 1 \sim 6,18,36 \sim 42, \\
44 \sim 49)
\end{aligned} \\
\text { Bump size B } & : 77 \mu \mathrm{~m} \times 99 \mu \mathrm{~m} \text { (Typ.) (Other then the above) }
\end{array}
$$

SED1560SERIES
PAD Center Coordinates

| $\begin{array}{\|c\|} \hline \text { PAD } \\ \text { No. } \\ \hline \end{array}$ | $\begin{gathered} \text { PIN } \\ \text { Name } \end{gathered}$ | X | Y | $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { PIN } \\ \text { Name } \\ \hline \end{array}$ | X | Y | $\begin{array}{\|l\|} \hline \text { PAD } \\ \text { No. } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { PIN } \\ \text { Name } \\ \hline \end{array}$ | X | Y | $\begin{array}{\|l\|} \hline \text { PAD } \\ \text { No. } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { PIN } \\ \text { Name } \\ \hline \end{array}$ | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V5 | 3640 | 2487 | 55 | 05 | -3887 | 1794 | 109 | 059 | -2411 | -2487 | 163 | 0113 | 2989 | -2487 |
| 2 | V4 | 3489 | 2487 | 56 | 06 | -3887 | 1694 | 110 | 060 | -2311 | -2487 | 164 | 0114 | 3089 | -2487 |
| 3 | V3 | 3339 | 2487 | 57 | 07 | -3887 | 1594 | 111 | 061 | -2211 | -2487 | 165 | 0115 | 3189 | -2487 |
| 4 | V2 | 3188 | 2487 | 58 | 08 | -3887 | 1494 | 112 | 062 | -2111 | -2487 | 166 | 0116 | 3289 | -2487 |
| 5 | $\mathrm{V}_{1}$ | 3037 | 2487 | 59 | 09 | -3887 | 1394 | 113 | 063 | -2011 | -2487 | 167 | 0117 | 3389 | -2487 |
| 6 | VDD | 2889 | 2487 | 60 | 010 | -3887 | 1294 | 114 | 064 | -1911 | -2487 | 168 | 0118 | 3489 | -2487 |
| 7 | M/S | 2755 | 2487 | 61 | 011 | -3887 | 1194 | 115 | 065 | -1811 | -2487 | 169 | 0119 | 3589 | -2487 |
| 8 | RES | 2604 | 2487 | 62 | 012 | -3887 | 1094 | 116 | 066 | -1711 | -2487 | 170 | 0120 | 3689 | -2487 |
| 9 | SCL | 2453 | 2487 | 63 | 013 | -3887 | 994 | 117 | 067 | -1611 | -2487 | 171 | 0121 | 3887 | -2206 |
| 10 | SI | 2302 | 2487 | 64 | 014 | -3887 | 894 | 118 | 068 | -1511 | -2487 | 172 | 0122 | 3887 | -2106 |
| 11 | P/S | 2151 | 2487 | 65 | 015 | -3887 | 794 | 119 | 069 | -1411 | -2487 | 173 | 0123 | 3887 | -2006 |
| 12 | CS1 | 2001 | 2487 | 66 | 016 | -3887 | 694 | 120 | 070 | -1311 | -2487 | 174 | 0124 | 3887 | -1906 |
| 13 | CS2 | 1850 | 2487 | 67 | 017 | -3887 | 594 | 121 | 071 | -1211 | -2487 | 175 | 0125 | 3887 | -1806 |
| 14 | C86 | 1699 | 2487 | 68 | 018 | -3887 | 494 | 122 | 072 | -1111 | -2487 | 176 | 0126 | 3887 | -1706 |
| 15 | A0 | 1548 | 2487 | 69 | 019 | -3887 | 394 | 123 | 073 | -1011 | -2487 | 177 | 0127 | 3887 | -1606 |
| 16 | WR | 1397 | 2487 | 70 | 020 | -3887 | 294 | 124 | 074 | -911 | -2487 | 178 | 0128 | 3887 | -1506 |
| 17 | $\overline{\mathrm{RD}}$ | 1247 | 2487 | 71 | 021 | -3887 | 194 | 125 | 075 | -811 | -2487 | 179 | 0129 | 3887 | -1406 |
| 18 | Vss | 1077 | 2487 | 72 | 022 | -3887 | 94 | 126 | 076 | -711 | -2487 | 180 | 0130 | 3887 | -1306 |
| 19 | D0 | 945 | 2487 | 73 | 023 | -3887 | -6 | 127 | 077 | -611 | -2487 | 181 | 0131 | 3887 | -1206 |
| 20 | D1 | 794 | 2487 | 74 | 024 | -3887 | -106 | 128 | 078 | -511 | -2487 | 182 | 0132 | 3887 | -1106 |
| 21 | D2 | 643 | 2487 | 75 | 025 | -3887 | -206 | 129 | 079 | -411 | -2487 | 183 | 0133 | 3887 | -1006 |
| 22 | D3 | 493 | 2487 | 76 | 026 | -3887 | -306 | 130 | 080 | -311 | -2487 | 184 | 0134 | 3887 | -906 |
| 23 | D4 | 342 | 2487 | 77 | 027 | -3887 | -406 | 131 | 081 | -211 | -2487 | 185 | 0135 | 3887 | -806 |
| 24 | D5 | 191 | 2487 | 78 | 028 | -3887 | -506 | 132 | 082 | -111 | -2487 | 186 | 0136 | 3887 | -706 |
| 25 | D6 | 40 | 2487 | 79 | 029 | -3887 | -606 | 133 | 083 | -11 | -2487 | 187 | 0137 | 3887 | -606 |
| 26 | D7 | -111 | 2487 | 80 | 030 | -3887 | -706 | 134 | 084 | 89 | -2487 | 188 | 0138 | 3887 | -506 |
| 27 | DYO | -261 | 2487 | 81 | 031 | -3887 | -806 | 135 | 085 | 189 | -2487 | 189 | 0139 | 3887 | -406 |
| 28 | CLO | -412 | 2487 | 82 | 032 | -3887 | -906 | 136 | 086 | 289 | -2487 | 190 | 0140 | 3887 | -306 |
| 29 | SYNC | -563 | 2487 | 83 | 033 | -3887 | -1006 | 137 | 087 | 389 | -2487 | 191 | 0141 | 3887 | -206 |
| 30 | FR | -714 | 2487 | 84 | 034 | -3887 | -1106 | 138 | 088 | 489 | -2487 | 192 | 0142 | 3887 | -106 |
| 31 | CL | -865 | 2487 | 85 | 035 | -3887 | -1206 | 139 | 089 | 589 | -2487 | 193 | 0143 | 3887 | -6 |
| 32 | OSC2 | -1015 | 2487 | 86 | 036 | -3887 | -1306 | 140 | 090 | 689 | -2487 | 194 | 0144 | 3887 | 94 |
| 33 | OSC1 | -1166 | 2487 | 87 | 037 | -3887 | -1406 | 141 | 091 | 789 | -2487 | 195 | 0145 | 3887 | 194 |
| 34 | T2 | -1317 | 2487 | 88 | 038 | -3887 | -1506 | 142 | 092 | 889 | -2487 | 196 | 0146 | 3887 | 294 |
| 35 | T1 | -1468 | 2487 | 89 | 039 | -3887 | -1606 | 143 | 093 | 989 | -2487 | 197 | 0147 | 3887 | 394 |
| 36 | Vss | -1638 | 2487 | 90 | 040 | -3887 | -1706 | 144 | 094 | 1089 | -2487 | 198 | 0148 | 3887 | 494 |
| 37 | CAP1+ | -1789 | 2487 | 91 | 041 | -3887 | -1806 | 145 | 095 | 1189 | -2487 | 199 | 0149 | 3887 | 594 |
| 38 | CAP1- | -1939 | 2487 | 92 | 042 | -3887 | -1906 | 146 | 096 | 1289 | -2487 | 200 | 0150 | 3887 | 694 |
| 39 | CAP2+ | -2090 | 2487 | 93 | 043 | -3887 | -2006 | 147 | 097 | 1389 | -2487 | 201 | 0151 | 3887 | 794 |
| 40 | CAP2- | -2241 | 2487 | 94 | 044 | -3887 | -2106 | 148 | 098 | 1489 | -2487 | 202 | 0152 | 3887 | 894 |
| 41 | Vout | -2392 | 2487 | 95 | 045 | -3887 | -2206 | 149 | 099 | 1589 | -2487 | 203 | 0153 | 3887 | 994 |
| 42 | $\mathrm{V}_{5}$ | -2543 | 2487 | 96 | 046 | -3711 | -2487 | 150 | 0100 | 1689 | -2487 | 204 | 0154 | 3887 | 1094 |
| 43 | $V_{R}$ | -2674 | 2487 | 97 | 047 | -3611 | -2487 | 151 | 0101 | 1789 | -2487 | 205 | 0155 | 3887 | 1194 |
| 44 | Vdd | -2844 | 2487 | 98 | 048 | -3511 | -2487 | 152 | 0102 | 1889 | -2487 | 206 | 0156 | 3887 | 1294 |
| 45 | $\mathrm{V}_{1}$ | -2995 | 2487 | 99 | 049 | -3411 | -2487 | 153 | 0103 | 1989 | -2487 | 207 | 0157 | 3887 | 1394 |
| 46 | $\mathrm{V}_{2}$ | -3146 | 2487 | 100 | 050 | -3311 | -2487 | 154 | 0104 | 2089 | -2487 | 208 | 0158 | 3887 | 1494 |
| 47 | $\mathrm{V}_{3}$ | -3297 | 2487 | 101 | 051 | -3211 | -2487 | 155 | 0105 | 2189 | -2487 | 209 | 0159 | 3887 | 1594 |
| 48 | $\mathrm{V}_{4}$ | -3447 | 2487 | 102 | 052 | -3111 | -2487 | 156 | 0106 | 2289 | -2487 | 210 | 0160 | 3887 | 1694 |
| 49 | $\mathrm{V}_{5}$ | -3598 | 2487 | 103 | 053 | -3011 | -2487 | 157 | 0107 | 2389 | -2487 | 211 | 0161 | 3887 | 1794 |
| 50 | 00 | -3887 | 2294 | 104 | 054 | -2911 | -2487 | 158 | 0108 | 2489 | -2487 | 212 | 0162 | 3887 | 1894 |
| 51 | 01 | -3887 | 2194 | 105 | 055 | -2811 | -2487 | 159 | 0109 | 2589 | -2487 | 213 | 0163 | 3887 | 1994 |
| 52 | 02 | -3887 | 2094 | 106 | 056 | -2711 | -2487 | 160 | 0110 | 2689 | -2487 | 214 | 0164 | 3887 | 2094 |
| 53 | 03 | -3887 | 1994 | 107 | 057 | -2611 | -2487 | 161 | 0111 | 2789 | -2487 | 215 | 0165 | 3887 | 2194 |
| 54 | 04 | -3887 | 1894 | 108 | 058 | -2511 | -2487 | 162 | 0112 | 2889 | -2487 | 216 | COMI | 3887 | 2294 |

## BLOCK DIAGRAM



## PIN DESCRIPTION

## Power Supply

| Number of pins | 1/0 | Name | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Supply | VDD | 5 V supply. Common to MPU power supply pin Vcc. |  |  |  |
| 2 | Supply | Vss | Ground |  |  |  |
| 11 | Supply | $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ | LCD driver supply voltages. The voltage determined by the LCD cell is impedance-converted by a resistive divider or an operational amplifier for application. Voltages should be determined on a VDDbasis so as to satisfy the following relationship. <br> The voltages must satisfy the following relationship. <br> $V_{D D} \geq V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$. <br> When master mode selects, these voltages are generated on-chip. |  |  |  |
|  |  |  |  | SED1560Dob | $\begin{aligned} & \text { SED1560DAB } \\ & \text { SED1561D0B } \end{aligned}$ | $\begin{aligned} & \text { SED1561DAB } \\ & \text { SED1562DoB } \end{aligned}$ |
|  |  |  | V1 | $1 / 9 \mathrm{~V}_{5}$ | $1 / 7 \mathrm{~V}_{5}$ | $1 / 5 \mathrm{~V}_{5}$ |
|  |  |  | V2 | 2/9 V5 | $2 / 7 \mathrm{~V}_{5}$ | 2/5 V5 |
|  |  |  | V3 | 7/9 V5 | $5 / 7 \mathrm{~V} 5$ | $3 / 5 \mathrm{~V}_{5}$ |
|  |  |  | V4 | 8/9 V5 | $6 / 7 \mathrm{~V}_{5}$ | $4 / 5 \mathrm{~V}_{5}$ |

## LCD Driver Supplies

| Number of pins | I/O | Name | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | CAP1+ | DC/DC voltage converter capacitor 1 positive connection |  |  |  |  |
| 1 | $\bigcirc$ | CAP1- | DC/DC voltage converter capacitor 1 negative connection |  |  |  |  |
| 1 | 0 | CAP2+ | DC/DC voltage converter capacitor 2 positive connection |  |  |  |  |
| 1 | 0 | CAP2- | DC/DC voltage converter capacitor 2 negative connection |  |  |  |  |
| 1 | I/O | Vout | DC/DC voltage converter output |  |  |  |  |
| 1 | 1 | VR | Voltage adjustment pin. Applies voltage between VDD and V5 using a resistive divider. |  |  |  |  |
| 2 | 1 | T1, T2 | Liquid crystal power control terminals |  |  |  |  |
|  |  |  | T1 | T2 | Boosting circuit | Voltage regulation circuit | V/F circuit |
|  |  |  | L | L | Valid | Valid | Valid |
|  |  |  | L | H | Valid | Valid | Valid |
|  |  |  | H | L | Invalid | Valid | Valid |
|  |  |  | H | H | Invalid | Invalid | Valid |

Microprocessor Interface

| Number of pins | I/O | Name | Description |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | I/O | D0 to D7 | Data inputs/outputs |  |  |  |  |  |  |
| 1 | 1 | A0 | Control/display data flag input. This is connected to the LSB of the microprocessor address bus. <br> When LOW, the data on D0 to D7 is control data. When HIGH, the data on D0 to D7 is display data. |  |  |  |  |  |  |
| 1 | I | $\overline{\mathrm{RES}}$ | Reset input. System is reset and initialized when LOW. |  |  |  |  |  |  |
| 2 | 1 | $\overline{\mathrm{CS1}}, \mathrm{CS2}$ | Chip select inputs. Data input/output is enabled when CS1 is LOW and CS2 is HIGH. |  |  |  |  |  |  |
| 1 | I | $\overline{\mathrm{RD}}$ (E) | Read enable input. See note. 1 |  |  |  |  |  |  |
| 1 | 1 | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | Write enable input. See note. 2 |  |  |  |  |  |  |
| 1 | 1 | C86 | Microprocessor interface select input. LOW when interfacing to 8080 -series. HIGH when interfacing to 6800 -series. |  |  |  |  |  |  |
| 1 | I | SI | Serial data input |  |  |  |  |  |  |
| 1 | 1 | SCL | Serial clock input. Data is read on the rising edge of SCL and converted to 8-bit parallel data. |  |  |  |  |  |  |
| 1 | 1 | P/S | Parallel/serial data input select |  |  |  |  |  |  |
|  |  |  | P/S | Operating mode | Chip select | Data/command | $\begin{aligned} & \text { Data } \\ & \text { input/ } \\ & \text { intput } \end{aligned}$ | Read/write | Serial <br> clock |
|  |  |  | HIGH | Parallel | $\overline{\mathrm{Cs1}}, \mathrm{cs} 2$ | A0 | D0 to D7 | $\overline{\mathrm{RD}}, \mathrm{WR}$ | - |
|  |  |  | Low | Serial | $\overline{\mathrm{Cs} 1}, \mathrm{cs} 2$ | A0 | SI | Write only | SCL |

In serial mode, data cannot be read from the RAM, and D0 to D7, $\mathrm{HZ}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ must be HIGH or LOW. In parallel mode, SI and SCL must be HIGH or LOW.

Note 1
When interfacing to 8080 -series microprocessors, $\overline{\mathrm{RD}}$ is active-LOW. When interfacing to 6800 -series microprocessors, they are active-HIGH.

## Note 2

When interfacing to 8080 -series microprocessors, $\overline{\mathrm{WR}}$ is active-LOW. When interfacing to 6800 -series microprocessors, It will be read mode when $\overline{\mathrm{WR}}$ is high and It will be write mode when $\overline{\mathrm{WR}}$ is LOW.

Oscillator and Timing Control

| Number of pins | 1/0 | Name | Description |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 1 | OSCI | Connecting pins for feedback resistors of the built-in oscillator When M/S = " H ": Connect oscillator resistor Rf to the OSC1 and OSC2 pins. The OSC2 pin is used for output of the oscillator amplifier. |  |  |  |  |  |  |  |  |
| 2 | I/O | OSC2 | When $M / S=$ " $L$ ": The OSC2 pin is used for input of oscillation signal. The OSC1 pin should be left open. Fix the CL pin to the Vss level when using the internal oscillator circuit as the display clock. |  |  |  |  |  |  |  |  |
| 1 | 1 | CL | Display clock input. The line counter increments on the rising edge of CL and the display pattern is output on the falling edge. When use external display clock, OSC1 = "H", OSC2 = "L" and reset this LSI by RES pin. |  |  |  |  |  |  |  |  |
| 1 | 0 | CLO | Display clock output. When using the master operation, the clock signal is output on this pin. Connect CLO to YSCL on the common driver. |  |  |  |  |  |  |  |  |
| 1 | 1 | M/S | Master/slave select input. Master makes some signals for display, and slave gets them. This is for display syncronization. |  |  |  |  |  |  |  |  |
|  |  |  | Device m/s | $\begin{gathered} \text { Operating } \\ \text { mode } \end{gathered}$ | Internal oscillator | Power supply | FR | SYNC | osc1 | OSC2 | dyo |
|  |  |  | 6x\% ${ }^{\text {L }}$ | Slave | OFF | OFF | 1 | 1 | Open | 1 | 0 |
|  |  |  |  | Master | ON | ON | 0 | 0 | 1 | 0 | 0 |
|  |  |  | Note <br> I = input mode <br> $\mathrm{O}=$ output mode |  |  |  |  |  |  |  |  |
| 1 | I/O | FR | LCD AC drive signal input/output. If the SED1560 series MPU's are used in master and slave configuration, this pin must be connected to each FR pin. Also when the SED1560 series is used as the master MPU, this pin must be connected to the FR pin of the common driver. Output is selected when $\mathrm{M} / \mathrm{S}$ is HIGH, and input is selected when M/S is LOW. |  |  |  |  |  |  |  |  |
| 1 | I/O | SYNC | Display sync input/output. If the SED1560 series MPU's are used in master and slave configuration, this pin must be connected to each SYNC pin. Output is selected when M/S is HIGH, and Input is selected when M/S is LOW. |  |  |  |  |  |  |  |  |
| 1 | 0 | DYO | Start-up output for common driver. Connect to DIO of the common driver. |  |  |  |  |  |  |  |  |

LCD Driver Outputs


## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | $-7.0+0.03$ |  |
| Supply voltage range (2) <br> (DC/DC When in use) |  | V |  |
| Driver supply voltage range (1) | $\mathrm{V}_{5}$ | -18.0 to 0.3 | V |
| Driver supply voltage range (2) | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | $\mathrm{~V}_{5}$ to 0.3 | V |
| Input voltage range | V N | $\mathrm{Vss}-0.3$ to 0.3 | V |
| Output voltage range | Vo | $\mathrm{Vss}-0.3$ to 0.3 | V |
| Operating temperature range | Topr | -30 to 85 | deg. C |
| Storage temperature range (TCP) | Tstr | -55 to 100 | deg. C |



Notes: 1. The voltages shown are based on VDD $=0 \mathrm{~V}$.
2. Always keep the condition of $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ for voltages $V_{1}, V_{2}$, $V_{3}$ and $V_{4}$.
3. If LSIs are used over the absolute maximum rating, the LSIs may be destroyed permanently. It is desirable to use them under the electrical characteristic conditions for general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.
4. A guarantee on operating temperature below $-30^{\circ} \mathrm{C}$ may be studied individually.

DC Characteristics
$\mathrm{VDD}=0 \mathrm{~V}, \mathrm{VsS}=-5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.

| Item |  | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage (1) | Recommended operation | Vss |  |  | -5.5 | -5.0 | -4.5 | V | $\begin{aligned} & \hline \text { Vss } \\ & { }^{*} 1 \end{aligned}$ |
|  | Operational |  |  |  | -6.0 |  | -2.4 |  |  |
| Operating voltage (2) | Operational | $\mathrm{V}_{5}$ |  |  | -16.0 |  | -4.0 | V | $\mathrm{V}_{5}$ * |
|  | Operational | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  |  | $0.4 \times \mathrm{V}_{5}$ |  | VDD | V | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |
|  | Operational | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  |  | $V_{5}$ |  | $0.6 \times \mathrm{V}_{5}$ | V | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |
| High-level input voltage |  | VIHC1 |  |  | $0.3 \times \mathrm{Vss}$ |  | VdD | V | $\begin{array}{\|c\|} \hline * 3 \\ * 4 \\ * 3 \\ * \\ \hline \end{array}$ |
|  |  | VIHC2 |  |  | $0.15 \times \mathrm{Vss}$ |  | Vdd |  |  |
|  |  | VIHC1 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ |  | $0.3 \times \mathrm{Vss}$ |  | VdD |  |  |
|  |  | VIHC2 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ |  | $0.2 \times \mathrm{Vss}$ |  | VdD |  |  |
| Low-level input voltage |  | VILC1 |  |  | Vss |  | $0.7 \times$ Vss | V | $\begin{aligned} & \hline * 3 \\ & * 4 \\ & * 3 \\ & * 4 \end{aligned}$ |
|  |  | VILC2 |  |  | Vss |  | $0.85 \times \mathrm{Vss}$ |  |  |
|  |  | VILC1 | V ss $=-2.7 \mathrm{~V}$ |  | Vss |  | $0.7 \times$ Vss |  |  |
|  |  | VIlc2 | V ss $=-2.7 \mathrm{~V}$ |  | Vss |  | $0.8 \times \mathrm{Vss}$ |  |  |
| High-level output voltage |  | VohC1 |  | $\mathrm{IOH}=-1 \mathrm{~mA}$ | $0.2 \times \mathrm{Vss}$ |  | VdD | V | $\begin{aligned} & \text { *5 } \\ & \text { OSC2 } \end{aligned}$ |
|  |  | VohC2 |  | $\mathrm{loH}=-120 \mu \mathrm{~A}$ | $0.2 \times \mathrm{Vss}$ |  | VdD |  |  |
|  |  | VohC1 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | $\mathrm{loH}=-0.5 \mathrm{~mA}$ | $0.2 \times \mathrm{Vss}$ |  | VdD | V | *5 |
|  |  | Vohc2 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | $\mathrm{loн}=-50 \mu \mathrm{~A}$ | $0.2 \times \mathrm{Vss}$ |  | VDD |  | OSC2 |
| Low-level o | utput voltage | Volct |  | $\mathrm{loL}=1 \mathrm{~mA}$ | Vss |  | $0.8 \times \mathrm{Vss}$ | V | *5 |
|  |  | Volcz |  | $\mathrm{loL}=120 \mu \mathrm{~A}$ | Vss |  | $0.8 \times \mathrm{Vss}$ |  | OSC2 |
|  |  | Volc1 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | $\mathrm{loL}=0.5 \mathrm{~mA}$ | Vss |  | $0.8 \times \mathrm{Vss}$ | V | *5 |
|  |  | Volc2 | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | $\mathrm{loL}=50 \mu \mathrm{~A}$ | Vss |  | $0.8 \times \mathrm{Vss}$ |  | OSC2 |
| Input leakage | ge current | IL | $\mathrm{VIN}=\mathrm{V}$ DD or V |  | -1.0 |  | 1.0 | $\mu \mathrm{A}$ | *6 |
| Output leak | age current | ILo |  |  | -3.0 |  | 3.0 | $\mu \mathrm{A}$ | *7 |
| LCD driver | ON resistance | Ron | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{5}=-14.0 \mathrm{~V}$ |  | 2.0 | 3.0 | $\mathrm{K} \Omega$ | O0 to O166 |
|  |  |  |  | $\mathrm{V}_{5}=-8.0 \mathrm{~V}$ |  | 3.0 | 4.5 |  |  |
| Static powe | consumption | IssQ |  |  |  | 0.00 | 5.0 | $\mu \mathrm{A}$ | Vss |
|  |  | 150 | $\mathrm{V}_{5}=-18.0 \mathrm{~V}$ |  |  | 0.01 | 15.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{5}$ |
| Input termin | al capacity | Cin | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5.0 | 8.0 | pF | *3*4 |
| Oscillation | requency | fosc | $\mathrm{Rf}=1 \mathrm{M} \Omega$ | $\mathrm{Vss}=-5 \mathrm{~V}$ | 15 | 18 | 22 | kHz | *9 |
|  |  |  | $\pm 2 \%$ | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | 11 | 16 | 21 |  |  |


| Reset time | tR |  | 1.0 |  |  | $\mu \mathrm{~s}$ | ${ }^{*} 10$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset "L" pulse width | tRw |  | 1.0 |  |  | $\mu \mathrm{~s}$ | ${ }^{*} 11$ |


|  | Input voltage | Vss |  | -6.0 |  | -2.4 | V | *12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplified output voltage | Vout | when triple boosting | -18.0 |  |  | V | Vout |
|  | Voltage regulator operation voltage | Vout |  | -16.0 |  | -6.0 | V | Vout |
|  | Voltage regulutor operation voltage | $\mathrm{V}_{5}(1)$ | Supplied to SED1560Dob | -16.0 |  | -6.0 | V | *13 |
|  |  | $\mathrm{V}_{5}(2)$ | Supplied to SED1561Dob | -16.0 |  | -5.0 | V |  |
|  |  | V5 (3) | Supplied to SED1561Dab | -16.0 |  | -4.0 | V |  |
|  |  | $\mathrm{V}_{5}(4)$ | Supplied to SED1562Dob | -16.0 |  | -4.5 | V |  |
|  | Reference voltage | Vreg | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.35 | -2.5 | -2.65 | V |  |

$* \mathrm{Vss}=-2.4 \mathrm{~V}$ is on the same basis as Vss $=-2.7 \mathrm{~V}$.

* See the 4-12 page for details.

When dynamic current consumption (I) is displaye; the built-in power circuit is on and T1 = T2 = Low.
$\mathrm{VDD}=0 \mathrm{~V}, \mathrm{Vss}=-5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted.

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1560 | IDD (1) | $\mathrm{V} 5=-12.5 \mathrm{~V}$; 3 times amplified |  | 169 | 340 | $\mu \mathrm{A}$ | *16 |
| SED1561 |  | $\mathrm{V}_{5}=-8.0 \mathrm{~V} ; 3$ times amplified |  | 124 | 250 | $\mu \mathrm{A}$ |  |
| SED1562 |  | $\mathrm{V}_{5}=-6.0 \mathrm{~V} ; 2$ times amplified |  | 53 | 110 | $\mu \mathrm{A}$ |  |
|  |  | Vss $=-2.7 \mathrm{~V}$; 3 times amplified $\mathrm{V}_{5}=-6.0 \mathrm{~V}$ |  | 66 | 130 | $\mu \mathrm{A}$ |  |

## Typical current consumption characteristics

- Dynamic current consumption (I), if an external clock and an external power supply are used.

- Dynamic current consumption (I), if the built-in oscillator and the external power supply are used.


Conditions: The built-in power supply is off but the external one is used.
SED1560 $\mathrm{V}_{5}-\mathrm{VDD}=-12.5 \mathrm{~V}$
SED1561 $\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$
SED1562 $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$
Internal oscillation:
SED1560 $\mathrm{Rf}_{\mathrm{f}}=1 \mathrm{M} \Omega$
SED1561 $\mathrm{Rf}_{\mathrm{f}}=1 \mathrm{M} \Omega$
SED1562 $R f=1 \mathrm{M} \Omega$
Remarks: *15

## - Dynamic current consumption (I), if the built-in power supply is used.



Conditions: The built-in power supply is on and $\mathrm{T} 1=\mathrm{T} 2$ = Low.
SED1560 $\mathrm{V}_{5}-\mathrm{VDD}=-12.5 \mathrm{~V} ; 3$
times amplified
SED1561 $\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V} ; 3$
times amplified
SED1562 $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V} ; 2$
times amplified
Internal oscillation:
SED1560 $\mathrm{Rf}_{\mathrm{f}}=1 \mathrm{M} \Omega$
SED1561 $\mathrm{Rf}_{\mathrm{f}}=1 \mathrm{M} \Omega$
SED1562 $\mathrm{Rf}_{\mathrm{f}}=1 \mathrm{M} \Omega$
Remarks: *16

Notes: *1. Although the wide range of operating voltage is guaranteed, a spike voltage change during access to the MPU is not guaranteed.
*2. The operating voltage range of the Vss and V5 systems (see Figure 11).
The operating voltage range is applied if an external power supply is used.
*3. Pins A0, D0 to D7, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{FR}, \mathrm{SYNC}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{SI}, \mathrm{P} / \mathrm{S}, \mathrm{T} 1$ and T2.
*4. Pins CL, SCL, and $\overline{\mathrm{RES}}$
*5. Pins D0 to D7, FR, SYNC, CL0, and DY0
*6. Pins A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{CL}, \mathrm{M} / \mathrm{S}, \overline{\mathrm{RES}}, \mathrm{C} 86, \mathrm{SI}, \mathrm{SCL}, \mathrm{P} / \mathrm{S}, \mathrm{T} 1$, and T2.
*7. Applied if pins D0 to D7, FR, and SYNC are high impedance.
*8. The resistance when the 0.1 -volt voltage is applied between the "On" output terminal and each power terminal (V1, V2, V3 or V4). It must be within the operating voltage (2). $\mathrm{R} \mathrm{ON}=0.1 \mathrm{~V} / \Delta \mathrm{I}$
( $\Delta \mathrm{I}$ is the current that flows when 0.1 VDC is applied during power-on.)
*9. The relationship between the oscillation frequency, frame and Rf value (see Figure 10).
*10. "tr" (reset time) indicates the period between the time when the $\overline{\mathrm{RES}}$ signal rises and when the internal circuit has been reset. Therefore, the SED156* is usually operable after "tr" time.
*11. Specifies the minimum pulse width of $\overline{\mathrm{RES}}$ " signal. The Low pulse greater than "trkw" must be entered for reset.
*12. If the voltage is amplified three times by the built-in power circuit, the primary power Vss must be used within the input voltage range.
*13. The V5 voltage can be adjusted within the voltage follower operating range by the voltage regulator circuit.
*14, 15, 16 Indicates the current consumed by the separate IC. The current consumption due to the LCD panel capacity and wiring capacity is not included.
The current consumption is shown if the checker is used, the display is turned on, the output status of Case 6 is selected, and the SED1560D0B is set to $1 / 64$ duty, the SED1561D0B is set to $1 / 32$ duty, and the SED1562D0B is set to $1 / 16$ duty.
*14. Applied if an external clock is used and if not accessed by the MPU.
*15. Applied if the built-in oscillation circuit is used and if not accessed by the MPU.
*16. Applied if the built-in oscillation circuit and the built-in power circuit are used ( $\mathrm{T} 1=\mathrm{T} 2=\mathrm{Low}$ ) and if not accessed by the MPU. Measuring conditions: $\mathrm{C} 1=4.7 \mu \mathrm{~F}, \mathrm{C} 2=0.47 \mu \mathrm{~F}, \mathrm{Ra}+\mathrm{Rb}=2 \mathrm{M} \Omega$ This includes the current that flows through the voltage regulator resistor $(\mathrm{Ra}+\mathrm{Rb}=2 \mathrm{M} \Omega)$. If the built-in power circuit is used, the current consumption is equal to the current of Vss power.

Oscillator frequency vs. frame vs. Rf [SED156*Dob]


Figure 10 (a)
External clock (fcl) vs. frame [SED156*D*B]


Figure 10 (b)

The relationship between oscillator frequency fosc and LCD frame frequency $\mathrm{fF}_{\mathrm{F}}$ is obtained from the following expression.

|  | Duty | fF |
| :---: | :---: | :---: |
| SED1560 | $1 / 64$ | $\mathrm{fOSC} / 256$ |
|  | $1 / 48$ | $\mathrm{fOSC} / 192$ |
| SED1561 | $1 / 32$ | $\mathrm{fOSC} / 256$ |
|  | $1 / 24$ | $\mathrm{fOSC} / 192$ |
| SED1562 | $1 / 16$ | $\mathrm{fOSC} / 256$ |

( f f indicates not f fignal cycle but cycle of LCD AC.)
___ duty $1 / 64$ SED1560
__ duty $1 / 48$
—— duty $1 / 48$
— - - duty $1 / 32$ SED1561
————duty $1 / 24$
------ duty 1/16 SED1562

Operating voltage range for Vss and V5
Power consumption during access (IdD (2)) MPU access cycle


Figure 11


Figure 12
This graphic shows the current consumption when the vertical patterns are written during "fcyc". If not accessed, $\operatorname{IDD}(1)$ is only shown.

Reset

| Parameter | Symbol | Condition |  | Rating |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Unit |  |  |  |
|  |  | Min. |  | Max. |  |  |
| Reset time | See note. | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| Reset LOW-level pulsewidth | trw |  | - | - | $\mu \mathrm{s}$ |  |

## Note

tR is measured from the rising edge of $\overline{\mathrm{RES}}$. The SED1560 enters normal operating mode after a reset.

## Display control timing



## Input timing

Vss $=-5.5$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $85 \mathrm{deg} . \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| CL LOW-level pulsewidth | twLCL |  | 35 | - | - | $\mu \mathrm{s}$ |
| CL HIGH-level pulsewidth | twhCL |  | 35 | - | - | $\mu \mathrm{s}$ |
| CL rise time | tr |  | - | 30 | - | ns |
| CL fall time | tf |  | - | 30 | - | ns |
| FR delay time | tDFR |  | -1.0 | - | 1.0 | $\mu \mathrm{~s}$ |
| SYNC delay time | tDSNC |  | -1.0 | - | 1.0 | $\mu \mathrm{~s}$ |

VSS $=-4.5$ to $-2.7 \mathrm{~V}, \mathrm{Ta}=-30$ to $85 \mathrm{deg} . \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| CL LOW-level pulsewidth | twLCL |  | 35 | - | - | $\mu \mathrm{s}$ |
| CL HIGH-level pulsewidth | twhCL |  | 35 | - | - | $\mu \mathrm{s}$ |
| CL rise time | tr |  | - | 40 | - | ns |
| CL fall time | tf |  | - | 40 | - | ns |
| FR delay time | tDFR |  | -1.0 | - | 1.0 | $\mu \mathrm{s}$ |
| SYNC delay time | tDSNC |  | -1.0 | - | 1.0 | $\mu \mathrm{s}$ |

Notes: 1. Effective only when the SED156*Dob is in the master mode.
2. The FR/SYNC delay time input timing is provided in the slave operation.

The FR/SYNC delay time output timing is provided in the master operation.
3. Each timing is based on $20 \%$ and $80 \%$ of Vss.
4. When usingin the range of VSS $=-2.4 \sim-4.5 \mathrm{~V}$, raise the above ratings for $-2.7 \sim-4.5 \mathrm{~V}$ equally by $30 \%$.

## Output timing

Vss $=-5.5$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $85 \mathrm{deg} . \mathrm{C}$

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| FR delay time | tDFR <br> tDSNC <br> tDOL <br> tDOH | $C L=50 \mathrm{pF}$ | - | 60 | 150 | ns |
| SYNC delay time |  |  | - | 60 | 150 | ns |
| DYO LOW-level delay time |  |  | - | 70 | 160 | ns |
| DYO HIGH-level delay time |  |  | - | 70 | 160 | ns |
| CLO to DYO Low-level delay time | tcDL | SED156*Dob operating in master mode only | 10 | 40 | 100 | ns |
| CLO to DYO HIGH-level delay time | tcDi | SED156*Dob operating in master mode only | 10 | 40 | 100 | ns |

VSS $=-4.5$ to $-2.7 \mathrm{~V}, \mathrm{Ta}=-30$ to 85 deg. C

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| FR delay time | tDFR | $C L=50 \mathrm{pF}$ | - | 120 | 240 | ns |
| SYNC delay time | tDSNC |  | - | 120 | 240 | ns |
| DYO LOW-level delay time | tDOL |  | - | 140 | 250 | ns |
| DYO HIGH-level delay time | tDOH |  | - | 140 | 250 | ns |
| CLO to DYO LOW-level delay time | tCDL | SED156*Dob operating in master mode only | 10 | 100 | 200 | ns |
| CLO to DYO HIGH-level delay time | tcDi | SED156*Dob operating in master mode only | 10 | 100 | 200 | ns |

(1) System buses

Read/write characteristics I (80-series MPU)


Vss $=-5.0 \pm 10 \%, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0, CS | tah8 |  | 10 |  | ns |
| Address setup time |  | taws |  | 10 |  | ns |
| System cycle time |  | tcyc8 |  | 200 |  | ns |
| Control L pulse width (WR) | WR | tcclw |  | 22 |  | ns |
| Control L pulse width (RD) | $\overline{\mathrm{RD}}$ | tcclr |  | 77 |  | ns |
| Control H pulse width (WR) | WR | tсснw |  | 172 |  | ns |
| Control H pulse width (RD) | RD | tcchr |  | 117 |  | ns |
| Data setup time |  | tDs8 |  | 20 |  | ns |
| Data hold time |  | tDH8 |  | 10 |  | ns |
| $\overline{\mathrm{RD}}$ access time | D0 to D7 | tacc8 | $C L=100 \mathrm{pF}$ |  | 70 | ns |
| Output disable time |  | tch8 |  | 10 | 50 | ns |
| Input signal change time |  | $\mathrm{tr}, \mathrm{t}^{\text {f }}$ |  |  | 15 | ns |

Vss $=-2.7 \sim-4.5 \mathrm{~V}, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0, CS | tah8 |  | 0 |  | ns |
| Address setup time |  | taw8 |  | 0 |  | ns |
| System cycle time |  | tcyc8 |  | 450 |  | ns |
| Control L pulse width (WR) | WR | tcclw |  | 44 |  | ns |
| Control L pulse width (RD) | $\overline{\mathrm{RD}}$ | tCCLR |  | 194 |  | ns |
| Control H pulse width (WR) | WR | tcchw |  | 394 |  | ns |
| Control H pulse width (RD) | RD | tcchr |  | 244 |  | ns |
| Data setup time |  | tDS8 |  | 20 |  | ns |
| Data hold time |  | tDH8 |  | 10 |  | ns |
| $\overline{\mathrm{RD}}$ access time | D0 to D7 | tacc8 | $C L=100 \mathrm{pF}$ |  | 140 | ns |
| Output disable time |  | tch8 |  | 10 | 100 | ns |
| Input signal change time |  | tr, tf |  |  | 15 | ns |

Notes: 1. When using the system cycle time in the high-speed mode, it is limited by $\mathrm{tr}+\mathrm{tf} \leq$ ( $\mathrm{tcYC} 8-\mathrm{tcCLW}-$ tCCHW) or $\mathrm{tr}+\mathrm{tf} \leq$ (tCYC8-tCCLR-tCCHR)
2. All signal timings are limited based on the $20 \%$ and $80 \%$ of Vss voltage.
3. Read/write operation is performed while CS ( $\overline{\mathrm{CS} 1}$ and CS2) is active and the RD or WR signal is in the low level.
If read/write operation is performed by the RD or WR signal while CS is active, it is determined by the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ signal timing.
If read/write operation is performed by CS while the RD or WR signal is in the low level, it is determined by the CS active timing.
4. When usingin the range of VSS $=-2.4 \sim-4.5 \mathrm{~V}$, raise the above ratings for $-2.7 \sim-4.5 \mathrm{~V}$ equally by $30 \%$.

## (2) System buses

Read/write characteristics II (68-series MPU)


Vss $=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item |  | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | tcyc6 |  | 200 |  | ns |
| Address setup time <br> Address hold time |  | $\begin{aligned} & (\mathrm{A} 0) \\ & \mathrm{R} / \overline{\mathrm{W}} \end{aligned}$ | taw6 <br> tah6 |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time |  |  | $\begin{aligned} & \hline \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{n} \end{gathered}$ |
| Output disable time <br> Access time |  |  | toн6 tacc5 | $C L=100 \mathrm{pF}$ | 10 | $\begin{aligned} & 50 \\ & 70 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable H pulse width | READ | E | tewhr |  | 77 |  | ns |
|  | WRITE |  | tewhw |  | 22 |  | ns |
| Enable L pulse width | READ | E | tewLR |  | 117 |  | ns |
|  | WRITE |  | tewLw |  | 172 |  | ns |
| Input signal change time |  |  | $\mathrm{tr}, \mathrm{tf}^{\text {f }}$ |  |  | 15 | ns |

Vss $=-2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item |  | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System cycle time |  |  | tcyc6 |  | 450 |  | ns |
| Address setup time Address hold time |  | $\begin{gathered} \mathrm{AO} \\ \mathrm{R} / \overline{\mathrm{W}} \end{gathered}$ | $\begin{aligned} & \hline \text { taW6 } \\ & \text { taHe }^{2} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time <br> Data hold time |  | D0 to D7 | $\begin{aligned} & \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Output disable time <br> Access time |  |  | toн6 tacc5 | $C L=100 \mathrm{pF}$ | 20 | $\begin{aligned} & 100 \\ & 140 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable H pulse width | READ <br> WRITE | E | tewhr <br> tewhw |  | 194 44 |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Enable L pulse width | READ | E | tEWLR tewLw |  | 244 |  | ns |
| Input signal change time |  |  | tr, $\mathrm{t}_{\mathrm{f}}$ |  |  | 15 | ns |

Notes: 1. When using the system cycle time in the high-speed mode, it is limited by $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq$ ( $\mathrm{t}_{\text {CYC6- }}$ - EWLW - $\mathrm{t}_{\text {EWHW }}$ ) or $\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}} \leq$ ( $\left.\mathrm{t}_{\text {CYC }}-\mathrm{t}_{\text {EWLR }}-\mathrm{t}_{\text {EWHR }}\right)$.
2. All signal timings are limited based on the $20 \%$ and $80 \%$ of Vss voltage.
3. Read/write operation is performed while CS ( $\overline{\mathrm{CS} 1}$ and CS 2 ) is active and the E signal is in the high level. If read/write operation is performed by the E signal while CS is active, it is determined by the E signal timing.
If read/write operation is performed by CS while the E signal is in the high level, it is determined by the CS active timing.
4. When usingin the range of VSS $=-2.4 \sim-4.5 \mathrm{~V}$, raise the above ratings for $-2.7 \sim-4.5 \mathrm{~V}$ equally by $30 \%$.

## (3) Serial interface



Vss $=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tscyc |  | 250 |  | ns |
| SCL High pulse width |  | tshw |  | 75 |  | ns |
| SCL Low pulse width |  | tslw |  | 75 |  | ns |
| Address setup time | A0 | tsas |  | 50 |  | ns |
| Address hold time |  | tsah |  | 200 |  | ns |
| Data setup time | SI | tsbs |  | 50 |  | ns |
| Data hold time |  | tsdh |  | 30 |  | ns |
| CS-SCL time | CS | tcss |  | 30 |  | ns |
|  |  | tcsh |  | 400 |  |  |
| Input signal change time |  | $\mathrm{tr}, \mathrm{t}_{\text {f }}$ |  |  | 50 | ns |

Vss $=-2.7 \mathrm{~V} \sim-4.5 \mathrm{~V}, \mathrm{Ta}=-30 \sim 85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tscyc |  | 500 |  | ns |
| SCL High pulse width |  | tshw |  | 150 |  | ns |
| SCL Low pulse width |  | tslw |  | 150 |  | ns |
| Address setup time | A0 | tsAS |  | 100 |  | ns |
| Address hold time |  | tsah |  | 400 |  | ns |
| Data setup time | SI | tsDS |  | 100 |  | ns |
| Data hold time |  | tsDH |  | 100 |  | ns |
| CS-SCL time | CS | tcss |  | 60 |  | ns |
|  |  | tcsh |  | 800 |  |  |
| Input signal change time |  | tr, tf |  |  | 50 | ns |

*1. All signal timings are limited based on the $20 \%$ and $80 \%$ of Vss voltage.
*2. When usingin the range of Vss $=-2.4 \sim-4.5 \mathrm{~V}$, raise the above ratings for $-2.7 \sim-4.5 \mathrm{~V}$ equally by $30 \%$.

## FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Parallel/serial interface

Parallel data can be transferred in either direction between the controlling microprocessor and the SED1560 series through the 8-bit I/O buffer (D0 to D7). Serial data can be sent from the microprocessor to the SED1560
series through the serial data input (SI), but not from the SED1560 series to the microprocessor. The parallel or serial interface is selected by $\mathrm{P} / \mathrm{S}$ as shown in table 1.

Table 1. Parallel/serial interface selection

| P/S | Input type | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ | C86 | SI | SCL | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH | Parallel | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C 86 | - | - | D0 to D7 |
| LOW | Serial | $\overline{\mathrm{CS} 1}$ | CS2 | A0 | - | - | - | SI | SCL | $(\mathrm{Hz})$ |

## Note

"-" indicates fixed to either "H" or to "L"

For the parallel interface, the type of microprocessor is selected by C86 as shown in table 2.

Table 2. Microprocessor selection for parallel interface

| C86 | MPU bus <br> type | $\overline{\mathrm{CS1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D0 to D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH | 6800 -series | $\overline{\mathrm{CS} 1}$ | CS 2 | A0 | E | $\mathrm{R} \overline{\mathrm{W}}$ | D 0 to $D 7$ |
| LOW | 8080 -series | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 0 to $D 7$ |

## Parallel interface

$\mathrm{A} 0, \overline{\mathrm{WR}}$ (or R/W) and $\overline{\mathrm{RD}}$ (or E) identify the type of parallel data transfer to be made as shown in table 3.

## Serial interface

The serial interface comprises an 8 -bit shift register and a 3-bit counter. These are reset when $\overline{\mathrm{CS} 1}$ is HIGH and CS2 is LOW. When these states are reversed, serial data and clock pulses can be received from the microprocessor on SI and SCL, respectively.

Table 3. Parallel data transfer

| Common | 6800 series |  | 8080 series |  | Description |
| :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | R/W | E | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ |  |
| 1 | 1 | 1 | 0 | 1 | Display data read out |
| 1 | 0 | 1 | 1 | 0 | Display data write |
| 0 | 1 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 1 | 0 | Write to internal reigister <br> (command) |

Serial data is read on the rising edge of SCL and must be input at SI in the sequence D7 to D0. On every eighth clock pulse, the data is transferred from the shift register and processed as 8-bit parallel data.
Input data is display data when A0 is HIGH and control data when A0 is LOW. A0 is read on the rising edge of every eighth clock signal.
The SLC signal is affected by the termination reflection and external noise caused by the line length. The operation check on the actual machine is recommended.


Figure 1. Serial interface timing

## Chip select inputs

The SED1560 series has two chip select pins: CS1 and CS2, and data exchange between the microprocessor and the SED1560 series is enabled when CS1 is LOW and CS2 is HIGH. When these pins are set to any other combination, D0 to D7 are high impedance. The A0, RD, WR, SI and SCI inputs are disabled. If the serial input interface has been selected, the shift register and counter are reset. The Reset signal is entered independent from the $\overline{\mathrm{CS}} 1$ and CS2 status.

## Data Transfer

To match the timing of the display data RAM and registers to that of the controlling microprocessor, the SED1560 series uses an internal data bus and bus buffer. A kind of pipeline processing takes place. When the microprocessor reads the contents of RAM, the data for the initial read cycle is first stored in the bus buffer
(dummy read cycle). On the next read cycle, the data is read from the bus buffer onto the microprocessor bus. At the same time, the next block of data is transferred from RAM to the bus buffer. Likewise, when the microprocessor writes data to display data RAM, the data is first stored in the bus buffer before being written to RAM at the next write cycle.
When writing data from the microprocessor to RAM, there is no delay since data is automatically transferred from the bus buffer to the display data RAM. If the data rate is required to slow down, the microprocessor can insert an NOP instruction which has the same affect as executing a wait procedure.
When a sequence of address sets is executed, a dummy read cycle must be inserted between each pair of address sets. This is necessary because the addressed data from the RAM is delayed one cycle by the bus buffer, before it is sent to the microprocessor. A dummy read cycle is thus necessary after an address set and after a write cycle.


Figure 2. Write timing


Figure 3. Read timing

## Status Flag

The SED1560 series has a single bit status flag, D7. When D7 is HIGH, the device is busy and will only accept a Status Read command. If cycle times are
monitored ed carefully, this flag does not have to be checked before each command, and microprocessor capabilities can be fully utilized.

## Display Data RAM

The display data RAM stores pixel data for the LCD. It is a 166 -column $\times 65$-row addressable array as shown in figure 4.
(If the display start line is set to 1 ch )


Figure 4. Display data RAM addressing

## Note

For a $1 / 65$ and $1 / 33$ display duty cycles, page 8 is accessed following 1 BH and 3 BH , respectively.

The 65 rows are divided into 8 pages of 8 lines and a ninth page with a single line (D0 only). Data is read from or written to the 8 lines of each page directly through D0 to D7.

The time taken to transfer data is very short, because the microprocessor inputs D0 to D7 correspond to the LCD common lines as shown in figure 5. Large display configurations can thus be created using multiple SED1560s.


Figure 5. RAM-to-LCD data transfer

The microprocessor reads from and writes to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written to RAM at the same time as data is being displayed, without causing the LCD to flicker.

## Column Address Counter

The column address counter is an 8-bit presettable counter that provides the column address to display data RAM. See figure 4. It is incremented by 1 each time a read or write command is received. The counter automatically stops at the highest address, A6H. The contents of the column address counter are changed by the Column Address Set command. This counter is independent of the page address register.
When the Select ADC command is used to select inverse display operation, the column address decoder inverts the relationship between the RAM column data and the display segment outputs.

## Page Address Register

The 4-bit page address register provides the page address to display data RAM. The contents of the register are changed by the Page Address Set command.
Page address $8(D 3=H, D 2, D 1, D 0=L)$ is a special use RAM area for the indicator.

## Initial Display Line Register

The initial display line register stores the address of the RAM line that corresponds to the first (normally the top)
line (COM0) of the display. See figure 4. The contents of this 6-bit register are changed by the Initial Display Line command. At the start of each LCD frame, synchronized with SYNC, the initial line is copied to the line counter. The line counter is then incremented on the CL clock signal once for every display line. This generates the line addresses for the transfer of the 166 bits of RAM data to the LCD drivers.
If a $1 / 65$ or $1 / 33$ display duty cycle is selected by the Duty +1 command, the line address corresponding to the 65th or 33rd SYNC signal is changed and the indicator spe-cial-use line address is selected. If the Duty +1 command is not used, the indicator special-use line address is not selected.

## Output Selection Circuit

The number of common (COM) and segment (SEG) driver outputs can be selected to fit different LCD panel configurations by the output selection circuit.
There are 70 segment-only outputs ( O 32 to O 101 ) and 96 common or segment dual outputs ( O 0 to O 31 and O 102 to O165). A command select the status of the dual common/segment outputs. Figure 6 shows the six different LCD driver arrangements.
Necessary LCD driver voltage is automatically allocated to the COM/SEG dual outputs when their function is determined by the output selection circuit.
The SED1560 selects Case 1, 2 or 6 while the SED1561 selects Case 3, 4, 5 or 6 . As to the SED1562, COM/SEG output status cannot be selected, being fixed.


Figure 6. Output configuration selection

When COM outputs are assigned to the output drivers, the unused RAM area is not available. However, all RAM column addresses can still be accessed by the microprocessor.
Since duty setting and output selection are independent,
the appropriate duty must be selected for each case.
Cases 1 to 6 are determined according to the three lowest bits in the output status register in the output selection circuit. The COM output scanning direction can be selected by setting bit D3 in the output status register to
"H" or "L".

Table 4

|  | SED1560 |  | SED1561 |  | SED1562 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Duty | $1 / 64$ | $1 / 48$ | $1 / 32$ | $1 / 24$ | $1 / 16$ |
| COM I function | COM64 | COM48 | COM32 | COM24 | COM16 |

When the DUTY + 1 command is executed, pin COM1 becomes as shown in Figure 4 irrelevant to output selection:
Since master/slave operation and the output selection circuit are completely independent in the SED1560 series, a chip either on the master or slave side can be
allocated to the COM output function in multi-chip configuration.
The LCD driver outputs shown in Table 5 become ineffective when the SED1560 or SED1561 is used with $1 / 48$ or $1 / 24$ duty, respectively. In this case, ineffective outputs are used in the open state.

Table 5

|  |  | Output status register |  |  |  | Ineffective output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D3 | D2 | D1 | D0 |  |
| SED1560 | Case 1 | 0 | 1 | 0 | 1 | O 150 to O165 |
|  |  | 1 | 1 | 0 | 1 | O102 to 0117 |
|  |  | 0 | 1 | 0 | 0 | O150 to O165 |
|  | Case 2 | 1 | 1 | 0 | 0 | O16 to O31 |
| SED1561 |  | 0 | 0 | 1 | 1 | 00 to 07 |
|  | Case 3 | 1 | 0 | 1 | 1 | O23 to O31 |
|  | Case 4 | 0 | 0 | 1 | 0 | O158 to O165 |
|  | Case 4 | 1 | 0 | 1 | 0 | O134 to O141 |
|  | Case 5 | 0 | 0 | 0 | , | O158 to O165 |
|  |  | 1 | 0 | 0 | 1 | O8 to O 15 |

## SED1560 Output Status

The SED1560 selects any output status from Cases 1, 2 and 6.

| 1/64 duty (Display Are |  |  |  |  | a $64 \times 102)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Status register |  |  |  | LCD driver output |  |  |  |  |  |  |  |  |
| Case | D3 | D2 | D1 | D0 | O0 | O31 | O32 | 0101 | O102 | 0133 | 0134 |  | 0165 |
| 1 | 0 | 1 | 0 | 1 | SEG102 |  |  |  | COMO |  | - | $\longrightarrow$ | COM63 |
| 1 | 1 | 1 | 0 | 1 | SEG102 |  |  |  | COM63 |  |  | - | COM0 |
| 2 | 0 | 1 | 0 | 0 | COM31 | COM0 |  | SEG102 |  |  | COM32 | $\longrightarrow$ | COM63 |
|  | 1 | 1 | 0 | 0 | COM32 $\longrightarrow$ | COM63 |  | SEG102 |  |  | COM31 | $\longleftarrow$ | COM0 |
| 6 | - | 0 | 0 |  |  |  |  | SEG166 |  |  |  |  |  |

1/48 duty (Display Area $48 \times 102$ )

| Case | Status register |  |  |  | LCD driver output |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D3 | D2 | D1 | D0 | 00 | 031 | O32 | 0101 | 0102 | 0133 | 0134 |  | 0165 |
| 1 | 0 | 1 | 0 | 1 |  |  |  |  | COM0 | - COM47 |  |  |  |
|  | 1 | 1 | 0 | 1 |  |  |  |  |  | COM47 |  |  | COM0 |
| 2 | 0 | 1 | 0 | 0 | COM31 | COM0 |  | SEG102 |  |  | COM32 $\rightarrow 47$ |  |  |
|  | 1 | 1 | 0 | 0 | COM32 $\rightarrow 47$ |  |  | SEG | 102 |  | COM31 | $\checkmark$ | COM0 |
| 6 | - | 0 | 0 | 0 |  |  |  | SEG | 166 |  |  |  |  |

## SED1561 Output Status

The SED1561 selects any output status from Cases 3, 4,
5 and 6.

$1 / 24$ duty (Display Area $24 \times 134$ )


## SED1562 Output Status

COM/SEG output status of the SED1562 is fixed.
$1 / 16$ duty $(16 \times 150)$

| LCD driver output |  |  |  |
| :--- | :--- | ---: | ---: |
| 00 |  | 0149 | 150 |
|  | SEG150 | 0165 |  |

## Display Timers <br> Line counter and display data latch timing

The display clock, CL, provides the timing signals for the line counter and the display data latch. The RAM line address is generated synchronously using the display clock. The display data latch synchronizes the 166-bit display data with the display clock.
The timing of the LCD panel driver outputs is independent of the timing of the input data from the microprocessor.

## FR and SYNC

The LCD AC signal, FR, and the synchronization signal, SYNC, are generated from the display clock. The FR controller generates the timing for the LCD panel driver outputs. Normally, 2-frame wave patterns are generated, but $n$-line inverse wave patterns can also be generated. These produce a high-quality display if $n$ is based on the LCD panel being used.
SYNC synchronizes the timing of the line counter and common timers. It is also needed to synchronize the frame period and a 50\% duty clock.

In a multiple-chip configuration, FR and SYNC are inputs. The SYNC signal from the master synchronizes the line counter and common timing of the slave.

## Common timing signals

The internal common timing and the special-use common driver start signal, DYO, are generated from CL. As shown in figures 7 and 8, DYO outputs a HIGH-level pulse on the rising edge of the CL clock pulse that precedes a change on SYNC. DYO is generated by both the SED1560D0B, regardless of whether the device is in master or slave mode. However, when operating in slave mode, the device duty and the external SYNC signal must be the same as that of the master. In a multiple-chip configuration, FR and SYNC must be supplied to the slave from the master.
Table 6. Master and slave timing signal status

| Part number | Mode | FR | SYNC | CLO | DYO |
| :--- | :--- | :---: | :---: | :---: | :---: |
| SD156*D*B | Master | Output | Output | CL <br> output | Output |
|  | Slave | Input | Input | High <br> impedance | Output |

## 2-frame AC driver waveform

> (SED1561 1/32 duty)

CL


SYNC


FR


DYO $\qquad$ $\xrightarrow{\square}$ $\square$




Figure 7. Frame driver timing
$n$ line inverse driver waveform ( $n=5$, line inverse register 4)




Figure 8. Line inverse driver timing

Note
When $n=5$, the line inversion register is set to 4 .

## LCD Driver

The LCD driver converts RAM data into the 167 outputs that drive the LCD panel. There are 70 segment outputs, 96 segment or common dual outputs, and a COM1 output for the indicator display.

Two shift registers for the common/segment drivers are used to ensure that the common outputs are output in the correct sequence. The driver output voltages depend on the display data, the common scanning signal and FR.


Figure 9. Example of segment and common timing

## Display Data Latch Circuit

The display data latch circuit temporarily stores the output display data from the display data RAM to the LCD driver circuit in each common period. Since the Normal/Inverse Display, Display ON/OFF and Display All Points ON/OFF commands control the data in this latch, the data in the display data RAM is remains unchanged.

## LCD Driver Circuit

This multiplexer generates 4 -value levels for the LCD driver, having 167 outputs of 70 SEG outputs, 96 SEG/ COM dual outputs and a COM output for the indicator display. The SEG/COM dual outputs have a shift register and sequentially transmits COM scanning signals. The LCD driver voltage is output according to the combination of display data, COM scanning signal and FR signal. Figure 9 shows a typical SEG/COM output waveform.

## Oscillator Circuit

The low power consumption type CR oscillator adjusting the oscillator frequency by use of only oscillator resistor $R f$ is used as a display timing signal source or clock for the voltage raising circuit of the LCD power supply. The oscillator circuit is only available in the master operation mode. When a signal from the oscillator circuit is used for display clock, fix the CL pin to the Vss level. When the oscillator circuit is not used, fix the OSC1 or OSC2 pin to the VDD or Vss level, respectively.
The oscillator signal frequency is divided and output from the CLO pin as display clock. The frequency is divided to one-fourth, one-eighth or one-sixteenth in the SED1560, SED1561 or SED1562, respectively.

## FR Control Circuit

The LCD driver voltage supplied to the LCD driver outputs is selected using FR signal.

## Power Supply Circuit

This is a power circuit to produce voltage needed to drive liquid crystals at a low power consumption. This circuit is valid only when the $\mathrm{SED} 156 * \mathrm{D} * \mathrm{~B}$ master is in operation. The power circuit consists of voltage tripler, voltage regulator and the voltage follower.
The power circuit built into SED $1560 * \mathrm{D} * \mathrm{~B}$ is set for smaller scale liquid crystal panels and it is not too suitable when the picture element is larger or to drive a liquid crystal panel with lager indication capacity using multiple chips. With liquid crystal panels with a larger load capacity, the quality of display may become very bad. Use an external power in such cases. (If an external amp circuit is configured, we recommend to use the SCI7660 and SCI7661.)
The power circuit can be controlled by the built-in power ON/OFF command. When the built-in power is turned off, all of the boosting circuit, voltage regulation circuit and voltage follower circuit goes open. In this case, the liquid crystal driving voltage $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ and $\mathrm{V}_{5}$ should be supplied from outside and the terminals $\mathrm{CAP} 1+$, CAP1-, CAP2+, CAP2-, Vout and $\mathrm{V}_{\mathrm{R}}$ should be kept opened.
If the built-in power supply is turned on, you must always enter this command after the wait time of the built-in power supply turn-on completion command.
Various functions of the power circuit may be selected by combinations of the setting of the T1 and T2. It is also possible to make a combined use of the external power

| T1 | T2 | Voltage <br> tripler | Voltage <br> regulator | voltage <br> follower | External <br> voltage <br> input | Voltage <br> tripler <br> terminals | V $_{\text {R }}$ terminals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L |  |  |  |  | - |  |
| L | H | O | $O$ |  | - |  |  |
| H | L | $\times$ |  |  | - |  |  |
| H | H | $\times$ | $\times$ |  | VOUT | OPEN |  |

supply and a portion of the functions of the built-in power supply.
When $(\mathrm{T} 1, \mathrm{~T} 2)=(\mathrm{H}, \mathrm{L})$, the boosting circuit does not work and open the boosting circuit terminals (CAP1+, CAP1-, CAP2+ and CAP2-) and apply liquid crystal driving voltage to the Vout terminals from outside.

When (T1, T2) $=(\mathrm{H} . \mathrm{H})$, the boosting circuit and voltage regulation circuit do not work and open the boosting circuit terminals and the VR terminals and apply liquid crystal driving voltage connecting the V5 terminals.

## Voltage tripler

By connecting capacitors C1 between CAP1+ and CAP1-, CAP2+ and CAP2- and Vss-Vout, the electric potential between VDD-Vss is boosted to the triple toward negative side and outputted from the Vout terminal. When a double boosting is required, disconnect the capacitor between CAP2+ and CAP2- and short-circuit the CAP2- and Vout terminals to obtain output boosted to the double out of the Vout (or CAP2-) terminal.
Signals from the oscillation circuit are used in the boosting circuit and it then is necessary that the oscillation circuit is in operation.
Electric potentials by the boosting functions are given below.


Electric potentials of double boosting


Electric potentials of triple boosting

## Voltage Regulator

The boosting voltage occurring at $\mathrm{V}_{\text {OUT }}$ is sent to the voltage regulator, and the $\mathrm{V}_{5}$ liquid crystal display (LCD) driver voltage is output. This $\mathrm{V}_{5}$ voltage can be determined by the following equation when resistors Ra and $\mathrm{Rb}(\mathrm{R} 1$, R 2 and R 3 ) are adjusted within the range of $\left|\mathrm{V}_{5}\right|<\left|\mathrm{V}_{\text {OUT }}\right|$.

$$
\begin{aligned}
V_{5}= & \left(1+\frac{R b}{R a}\right) V_{R E G}+I R E F \cdot R b \\
= & \left(1+\frac{R 3+R 2-\Delta R 2}{R 1+\Delta R 2}\right) \text { VREG } \\
& + \text { IREF } \cdot(R 3+R 2-\Delta R 2)
\end{aligned}
$$


$\mathrm{V}_{\text {REG }}$ is the constant voltage source of the IC, and it is constant and $\mathrm{V}_{\text {REG }} \doteqdot-2.5 \pm 0.15 \mathrm{~V}$ (if $\mathrm{V}_{\mathrm{DD}}$ is 0 V ). To adjust the $\mathrm{V}_{5}$ output voltage, insert a variable resistor between $V_{R}, V_{D D}$ and $V_{5}$ as shown. A combination of $R 1$ and R 3 constant resistors and R 2 variable resistor is recommended for fine-adjustment of $\mathrm{V}_{5}$ voltage.

Setup example of resistors R1, R2 and R3: (In case of Type 1)

When the Electronic Volume Control Function is OFF (electronic volume control register values are (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ ):
$\mathrm{V}_{5}=\frac{(1+\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2)}{\mathrm{R} 1+\Delta \mathrm{R} 2} \mathrm{~V}_{\mathrm{REG}}$
(As $\mathrm{I}_{\text {REF }}=0 \mathrm{~A}$ )

- $\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=5 \mathrm{M} \Omega$
(Determined by the current passing between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{5}$ )
- Variable voltage range by R2 $\mathrm{V}_{5}=-6$ to -10 V (Determined by the LCD characteristics)
$\Delta \mathrm{R} 2=\mathrm{O} \Omega, \mathrm{V}_{\mathrm{REG}}=-2.55 \mathrm{~V}$
To obtain $\mathrm{V}_{5}=-10 \mathrm{~V}$, from equation (1):

$$
\begin{equation*}
\mathrm{R} 2+\mathrm{R} 3=2.92 \times \mathrm{R} 1 \tag{3}
\end{equation*}
$$

$\Delta \mathrm{R} 2=\mathrm{R} 2, \mathrm{~V}_{\text {REG }}=-2.55 \mathrm{~V}$
To obtain $V_{5}=-6 \mathrm{~V}$, from equation (1):

$$
\begin{equation*}
1.35 \times(\mathrm{R} 1+\mathrm{R} 2)=\mathrm{R} 3 \tag{4}
\end{equation*}
$$

From equations (2), (3) and (4):

$$
\begin{aligned}
& \mathrm{R} 1=1.27 \mathrm{M} \Omega \\
& \mathrm{R} 2=0.85 \mathrm{M} \Omega \\
& \mathrm{R} 3=2.88 \mathrm{M} \Omega
\end{aligned}
$$

The voltage regulator has a temperature gradient of approximately $-0.2 \% /{ }^{\circ} \mathrm{C}$ as the $\mathrm{V}_{\text {REG }}$ voltage. To obtain another temperature gradient, use the Electronic Volume Control Function for software processing using the MPU.

As the VR pin has a high input impedance, the shielded and short lines must be protected from a noise interference. In case of Type 2 , similarly preset R1, R2 and R3 on the basis of VREG $=$ VSS.

## Voltage regulator using the Electronic Volume Control Function

The Electronic Volume Control Function can adjust the intensity (brightness level) of liquid crystal display (LCD) screen by command control of $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage. This function sets five-bit data in the electronic volume control register, and the $\mathrm{V}_{5} \mathrm{LCD}$ driver voltage can be one of 32 -state voltages.
To use the Electronic Volume Control Function, issue the Set Power Control command to simultaneously operate both the voltage regulator circuit and voltage follower circuit.
Also, when the boosting circuit is off, the voltage must be supplied from Vout terminal.
When the Electronic Volume Control Function is used, the $\mathrm{V}_{5}$ voltage can be expressed as follows:
$\mathrm{V}_{5}=\left(1+\frac{\mathrm{Rb}}{\mathrm{Ra}}\right) \mathrm{V}_{\mathrm{REG}}+\mathrm{Rb} \times \Delta \mathrm{I}_{\mathrm{REF}}$
Variable voltage range
The increased $\mathrm{V}_{5}$ voltage is controlled by use of $\mathrm{I}_{\text {REF }}$ current source of the IC. (For 32 voltage levels, $\Delta \mathrm{I}_{\text {REF }}=$ $\mathrm{I}_{\mathrm{REF}} / 31$ )

The minimum setup voltage of the $\mathrm{V}_{5}$ absolute value is determined by the ratio of external Ra and Rb , and the increased voltage by the Electronic Volume Control Function is determined by resistor Rb. Therefore, the resistors must be set as follows:

1) Determine Rb resistor depending on the $\mathrm{V}_{5}$ variable voltage range by use of the Electronic Volume Control.
$\mathrm{Rb}=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\mathrm{I}_{\mathrm{REF}}}$
2) To obtain the minimum voltage of the $\mathrm{V}_{5}$ absolute value, determine Ra using the Rb of Step 1) above.
$\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{V}_{5}}{\mathrm{~V}_{\mathrm{REG}}}-1}$

The SED1526 series have the built-in $V_{\text {REG }}$ reference voltage and $\mathrm{I}_{\text {REF }}$ current source which are constant during voltage variation. However, they may change due to the variation occurring in IC manufacturing and due to the temperature change as shown below.
Consider such variation and temperature change, and set the Ra and Rb appropriate to the LCD used.

$$
\begin{aligned}
\mathrm{V}_{\text {REG }}= & -2.5 \mathrm{~V} \pm 0.15 \mathrm{~V}\} \text { Type } 1 \\
\mathrm{~V}_{\text {REG }}= & -0.2 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{~V}_{\text {REG }}= & \mathrm{V} \text { SS } \\
\mathrm{V}_{\text {REG }}= & 0.00 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{~V}_{\text {REG }}= & -0.2 \% /{ }^{\circ} \mathrm{C} \\
\mathrm{I}_{\text {REF }}= & -3.2 \mu \mathrm{~A} \pm 40 \% \text { (For } 16 \text { levels) } \\
\mathrm{I}_{\text {REF }}= & 0.023 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C} \\
& -6.5 \mu \mathrm{~A} \pm 40 \% \text { (For } 32 \text { levels) } \\
& 0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}
\end{aligned}
$$

Ra is a variable resistor that is used to correct the $\mathrm{V}_{5}$ voltage change due to $\mathrm{V}_{\mathrm{REG}}$ and $\mathrm{I}_{\text {REF }}$ variation. Also, the contrast adjustment is recommended for each IC chip. Before adjusting the LCD screen contrast, set the electronic volume control register values to (D4,D3,D2,D1,D0) $=(1,0,0,0,0)$ or $(0,1,1,1,1)$ first.
When not using the Electronic Volume Control Function, set the register values to (D4,D3,D2,D1,D0) $=(0,0,0,0,0)$ by sending the $\overline{\mathrm{RES}}$ signal or the Set Electronic Volume Control Register command.

Setup example of constants when Electronic Volume Control Function is used:
$\mathrm{V}_{5}$ maximum voltage: $\quad \mathrm{V}_{5}=-6 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) $=(0,0,0,0,0))$
$\mathrm{V}_{5}$ minimum voltages: $\quad \mathrm{V}_{5}=-10 \mathrm{~V}$ (Electronic volume control register values (D4,D3,D2,D1,D0) $=(1,1,1,1,1))$
$\mathrm{V}_{5}$ variable voltage range: 4 V
Variable voltage levels: 32 levels

1) Determining the Rb :

$$
\mathrm{R} 3=\frac{\mathrm{V}_{5} \text { variable voltage range }}{\left|\mathrm{I}_{\mathrm{REF}}\right|}=\frac{4 \mathrm{~V}}{6.5 \mu \mathrm{~A}}
$$

$\underline{\mathrm{Rb}}=625 \mathrm{~K} \Omega$
2) Determining the Ra:

$$
\mathrm{Ra}=\frac{\mathrm{Rb}}{\frac{\mathrm{~V}_{5} \mathrm{max}}{\mathrm{~V}_{\mathrm{REG}}}-1}=\frac{625 \mathrm{~K} \Omega}{\frac{-6 \mathrm{~V}}{-2.55 \mathrm{~V}}-1}
$$

$\underline{\mathrm{Ra}=462 \mathrm{~K} \Omega}$


According to the $\mathrm{V}_{5}$ voltage and temperature change, equation (5) can be as follows (if $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ reference):

$$
\begin{aligned}
\mathrm{Ta}=25^{\circ} \mathrm{C} & \\
\mathrm{~V}_{5} \mathrm{max} & =(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} \\
& =(1+625 \mathrm{k} / 442 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
& =-6.0 \mathrm{~V} \\
\mathrm{~V}_{5} \min & =\mathrm{V}_{5} \max +\mathrm{Rb} \times \mathrm{I}_{\text {REF }} \\
& =-6 \mathrm{~V}+625 \mathrm{k} \times(-6.5 \mu \mathrm{~A}) \\
& =-10.0 \mathrm{~V}
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{Ta}=-10^{\circ} \mathrm{C} \\
& \mathrm{~V}_{5} \mathrm{max}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} \quad\left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
&=(1+625 \mathrm{k} / 462 \mathrm{k}) \times(-2.55 \mathrm{~V}) \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-6.42 \mathrm{~V} \\
& \mathrm{~V}_{5} \mathrm{~min}= \mathrm{V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\text {REF }} \quad\left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right) \\
&=-6.42 \mathrm{~V}+625 \mathrm{k} \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\right. \\
&\left.\left(-10^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-11.63 \mathrm{~V} \\
& \mathrm{Ta}=-50^{\circ} \mathrm{C} \\
& \mathrm{~V}_{5} \mathrm{max}=(1+\mathrm{Rb} / \mathrm{Ra}) \times \mathrm{V}_{\text {REG }} \quad\left(\mathrm{Ta}=50^{\circ} \mathrm{C}\right) \\
&=(1+625 \mathrm{k} / 462 \mathrm{k}) \times((-2.55 \mathrm{~V}) \\
& \times\left\{1+\left(-0.2 \% /{ }^{\circ} \mathrm{C}\right) \times\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-5.7 \mathrm{~V} \\
& \mathrm{~V}_{5} \mathrm{~min} \mathrm{~V}_{5} \mathrm{max}+\mathrm{Rb} \times \mathrm{I}_{\mathrm{REF}} \quad\left(\mathrm{Ta}=50^{\circ} \mathrm{C}\right) \\
&=-5.7 \mathrm{~V}+625 \mathrm{k} \\
& \times\left\{-6.5 \mu \mathrm{~A}+\left(0.052 \mu \mathrm{~A} /{ }^{\circ} \mathrm{C}\right) \times\right. \\
&\left.\left(50{ }^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right\} \\
&=-8.95 \mathrm{~V}
\end{aligned}
$$

The margin must also be determined in the same procedure given above by considering the $\mathrm{V}_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. This margin calculation results show that the $\mathrm{V}_{5}$ center value is affected by the $V_{\text {REG }}$ and $\mathrm{I}_{\text {REF }}$ variation. The voltage setup width of the Electronic Volume Control depends on the $\mathrm{I}_{\text {REF }}$ variation. When the typical value of $0.2 \mathrm{~V} /$ step is set, for example, the maximum variation range of 0.12 to 0.28 V must be considered.
In case of Type 2, it so becomes that $V_{\text {REG }}=V_{S S}\left(V_{D D}\right.$ basis) and there is no temperature gradient. However, IREF carries the same temperature characteristics as with Type 1.

Example of V5 Voltage When Using SED1560 Series Electronic Volume


## Liquid Crystal Voltage Generating Circuit

A V5 potential is resistively divided within the IC to cause $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ potentials needed for driving of liquid crystals. The $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ potentials are further converted in the impedance by the voltage follower before supplied to the liquid crystal driving circuit. The liquid crystal driving voltage is fixed with each type.

| types | Liquid crystal driving voltage |
| :---: | :--- |
| SED1560DoB | $1 / 9$ bias voltage |
| SED1560DAB | $1 / 7$ bias voltage |
| SED1561DoB | $1 / 7$ bias voltage |
| SED1561DAB | $1 / 5$ bias voltage |
| SED1562DOB | $1 / 5$ bias voltage |

As shown in Fig. 8, it needs to connect, externally voltage stabilizing capacitors C 2 to the liquid crystal power terminals. When selecting such capacitor C2 make actual liquid crystal displays matching to the display capacity of the liquid crystal display panel, before determining on the capacitance as the constant value for voltage stabilization.

When the built-in power circuit is used


Reference set values:

$$
\begin{array}{lllll}
\text { SED1560 } & \text { V5 } & \fallingdotseq & -11 \sim-13 \mathrm{~V} \\
\text { SED1561 } & \text { V5 } & \fallingdotseq & -7 \sim & -9 \mathrm{~V} \\
\text { SED1562 } & \text { V5 } & \fallingdotseq & -5 \sim-7 \mathrm{~V} & \text { (Variable) }
\end{array}
$$

|  | SED1560 | SED1561 | SED1562 |
| :---: | :---: | :---: | :---: |
| C1 | $4.7 \mu \mathrm{~F}$ | 2.2 to | 2.2 to |
|  |  | $4.7 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ |
| C 2 | 0.1 to | 0.1 to | $0.1 \mu \mathrm{~F}$ |
|  | $0.47 \mu \mathrm{~F}$ | $0.47 \mu \mathrm{~F}$ |  |
| R1 | $1 \mathrm{M} \Omega$ | $700 \mathrm{~K} \Omega$ | $500 \mathrm{~K} \Omega$ |
| R2 | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ | $200 \mathrm{~K} \Omega$ |
| R3 | $4 \mathrm{M} \Omega$ | $1.6 \mathrm{M} \Omega$ | $700 \mathrm{~K} \Omega$ |
| LCD | $32 \times 51$ | $16 \times 67$ | $8 \times 75$ |
| SIZE | mm | mm | mm |
| DOT | $64 \times 102$ | $32 \times 134$ | $16 \times 150$ |

When the built-in power circuit is not used

*1 Connect oscillator feedback resistor Rf as short as possible and place it close to the IC for preventing a malfunction.
*2 Use short wiring or shielded cables for the VR pin due to high input impedance.
*3 Determine C1, C2 depending on the size of LCD panel driven. You must set these values so that the LCD driving voltage becomes stable. Set (T1, T2) $=(\mathrm{H}, \mathrm{L})$ and supply an external voltage to Vout. Display the LCD heavy load pattern and determine C 2 so that the LCD driving voltages ( V 1 to V 5 ) become stable. Then, set (T1, T2) $=(\mathrm{L}, \mathrm{L})$ and determine C 1 .
Set the same capacitance for C 2 .
*4 The "LCD SIZE" indicates the vertical and horizontal length of the LCD panel display area.

## * Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and Vss2) of this IC are being switched over by use of the transistor with very low ON-resistance of about $10 \Omega$. However, when installing the COG,

Exemplary connection diagram 1.

the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause nonconformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.
Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.


## Reset

When power is turned ON, the SED1560 is initialized on the rising edge of $\overline{\mathrm{RES}}$. Initial settings are as follows.

1. Display
: OFF
2. Display mode
3. $n$-line inversion
4. Duty cycle
5. ADC select
6. Read/write modify
7. Internal power supply
8. Serial interface register data:
9. Display initial line register
10. Column address counter
11. Page address register
12. Output selection circuit
13. $n$-line inversion register
14. Set the electronic control register to zero (0).
$\overline{\mathrm{RES}}$ should be connected to the microprocessor reset terminal so that both devices are reset at the same time. $\overline{\mathrm{RES}}$ must be LOW for at least $1 \mu$ s to correctly reset the SED1560. Normal operation starts $1 \mu$ s after the rising edge on $\overline{\mathrm{RES}}$.
If the built-in LCD power circuit of the SED156*D*B is not used, the $\overline{\mathrm{RES}}$ signal must be low when the external LCD power supply is turned on. When the RES goes low, each register is cleared to the above listed initial status. However, the oscillation circuit and output pins (OSC2, FR, SYNC, CLD, DYO, D0 to D7 pins) are not affected. If the SED1560 is not properly initialized when power is turned ON, it can lock itself into a state that cannot be cancelled.
Although SED1560 Series devices maintain the operation status under commands, when external noise of excessive levels enters, their internal statys may be changed.

Consequently, it is necessary to provide means to suppress noise occurring from package or the system or orovide means to avoid influence of such noise.
Also, to cope with sudden noise, we suggest you to set up the software so the operation status can be periodically refreshed.
When the Reset command is used, only initial settings 9 to 14 are active.

## COMMANDS

## The Command Set

$\mathrm{A} 0, \overline{\mathrm{RD}}(\mathrm{E})$ and $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ identify the data bus commands. Interpretation and execution of commands are synchronized to the internal clock. Since a busy check is normally not needed, commands can be processed at high speed.
For the 80 -series MPU interface, the command is activated when a low pulse is entered in the $\overline{\mathrm{RD}}$ pin during read or when a low pulse is entered in the $\overline{\mathrm{WR}}$ pin during write. While the 68 -series MPU interface is set to the read status when a high pulse is entered in the $\mathrm{R} / \overline{\mathrm{W}}$ pin, and it is set to the write status when a low pulse is entered in this pin. The command is activated when a high pulse is entered in the E pin. (For their timings, see Section 10 "Timing Characteristics.") Therefore, the 68 -series MPU interface differs from the 80-series MPU interface in the point where the $\overline{\mathrm{RD}}$ (or E ) signal is 1 (or high) during status read and during display data read explained in the command description and on the command table. The following command description uses an 80 -series MPU interface example.
If the serial interface is selected, data is sequentially entered from D7.

Table 7. SED1560 series command table

| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Display ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Turns the LCD display ON and OFF <br> 0 : OFF <br> 1: ON |
| Display START Line set | 0 | 1 | 0 | 0 | 1 | Dispaly start address |  |  |  |  |  | Determines the RAM display line for COM 0 |
| Page address set | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Page address |  |  |  | Sets the display RAM pages in the Page Address register. |
| Column address set; high-order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 1 | High-order column address |  |  |  | Sets the high-order 4 bits of the display RAM column address in the register. |
| Column address set; low-order 4 bits | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Low-order column address |  |  |  | Sets the low-order 4 bits of the display RAM column address in the register. |


| Command | Code |  |  |  |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Status read | 0 | 0 | 1 | Status |  |  |  | 0 | 0 | 0 | 0 | Reads the status information. |
| Display data write | 1 | 1 | 0 | Write Data |  |  |  |  |  |  |  | Writes data in the display RAM. |
| Display data read | 1 | 0 | 1 | Read Data |  |  |  |  |  |  |  | Reads data from the display RAM. |
| ADC select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Outputs the display RAM address for SEG. <br> 0: Normal 1: Reversed |
| Normal/reverse display | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Displays the LCD image in normal or reverse mode. <br> 0 : Normal 1: Reversed |
| All indicator ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Lights all indicators. <br> 0 : Normal display <br> 1: All ON |
| Duty select | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets LCD drive duty (1). 0:1/24, 48 1:1/32, 64 |
| Duty +1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Sets LCD drive duty (2). 0 : Normal 1: Duty +1 |
| n -line reverse register set | 0 | 1 | 0 | 0 | 0 | 1 | 1 | No. of reversed n-lines |  |  |  | Sets the line reverse driving and No. of reverse lines in the line reverse register. |
| $n$-line reverse register release | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Releases the line reverse driving. |
| Read Modify write | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Increments by 1 during write of column address counter, and set to 0 during read. |
| End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Releases the Read Modify write mode. |
| Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Internal reset |
| Output status register set | 0 | 1 | 0 | 1 | 1 | 0 | 0 | Output status |  |  |  | Sets the COM and SEG status in registers. |
| Built-in power supply ON/OFF | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { 0: Power OFF } \\ & \text { 1: Power ON } \end{aligned}$ |
| Power-on completion | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | Completes the turn-on sequence of built-in power supply. |
| Electronic control register set | 0 | 1 | 0 | 1 | 0 | 0 | Electronic control value |  |  |  |  | Sets the V5 output voltage in the electronic control register. |
| Power save |  |  |  |  |  |  |  |  |  |  |  | A complex command to turn off the display and light all indictors. |

## Commands

## Display ON/OFF

Alternatively turns the display ON and OFF.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $D$ |

Note
D = 0 Display OFF
$\mathrm{D}=1$ Display ON

## Initial Display Line

Loads the RAM line address of the initial display line, COM0, into the initial display line register. The RAM display data becomes the top line of the LCD screen. It is followed by the higher number lines in ascending order, corresponding to the duty cycle. The screen can be scrolled using this command by incrementing the line address.


| A5 | A4 | A3 | A2 | A1 | A0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| $\downarrow$ |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 62 |
| 1 | 1 | 1 | 1 | 1 | 1 | 63 |

Page Address Set
Loads the RAM page address from the microprocessor into the page address register. A page address, along with a column address, defines a RAM location for writing or reading display data. When the page address is changed, the display status is not affected.
Page address 8 is a special use RAM area for the indicator. Only D0 is available for data exchange.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R}{W} / \bar{W}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | A 3 | A 2 | A 1 | A 0 |


| A3 | A2 | A1 | A0 | Page |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |

## Column Address Set

Loads the RAM column address from the microprocessor into the column address register. The column address is divided into two parts-4 high-order bits and 4 loworder bits.
When the microprocessor reads or writes display data to or from RAM, column addresses are automatically incremented, starting with the address stored in the column address register and ending with address 166. The page address is not incremented automatically.

| A0 | $\frac{E}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | D 6 | D 5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |


| Ao | $\frac{E}{R D}$ | $\frac{\mathrm{R} \overline{\mathrm{~W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | A3 | A2 | A1 | AO |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | AO | Colum | nn ad | dress |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 |  |
| $\downarrow$ |  |  |  |  |  |  |  |  | $\downarrow$ |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  | 165 |  |

## Read status

Indicates to the microprocessor the four SED1560 status conditions.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R / W}{W R}$ | $D_{7}$ | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | Busy | ADC | ON/ RES- | 0 | 0 | 0 | 0 |  |

BUSY Indicates whether or not the SED1560 will accept a command. If BUSY is 1 , the device is currently executing a command or is resetting, and no new commands can be accepted. If BUSY is 0 , a new command can be accepted. It is not necessary for the microprocessor to check the status of this bit if enough time is allowed for the last cycle to be completed.
ADC Indicates the relationship between RAM column addresses and the segment drivers. If ADC is 1 , the relationship is normal and column address $n$ corresponds to segment driver $n$. If ADC is 0 , the relationship is inverted and column address $(165-n)$ corresponds to segment driver $n$.
ON/OFF Indicates whether the display is ON or OFF. If ON/OFF is 1 , the display is OFF. If ON/ OFF is 0 , the display is ON. Note that this is the opposite of the Display ON/OFF command.
RESET Indicates when initialization is in process as the result of RES or the Reset command.

## Write Display Data

Writes bytes of display data from the microprocessor to the RAM location specified by the column address and page address registers. The column address is incremented automatically so that the microprocessor can continuously write data to the addressed page.

| Ao | $\frac{E}{R D}$ | $\frac{\mathrm{R} \overline{\mathrm{~W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | Do |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write data |  |  |  |  |  |  |  |

## Read Display Data

Sends bytes of display data to the microprocessor from the RAM location specified by the column address and page address registers. The column address is incremented automatically so that the microprocessor can continously read data from the addressed page. A dummy read is required after loading an address into the column address register.
Display data cannot be read through the serial interface.


## Select ADC

Selects the relationship between the RAM column addresses and the segment drivers. When reading or writing display data, the column address is incremented as shown in figure 4.

| $\mathrm{A}_{0}$ | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | D |

## Note

$\mathrm{D}=0 \quad$ Rotate right (normal direction)
$\mathrm{D}=1$ Rotate left (reverse direction)
The output pin relationship can also be changed by the microprocessor. There are very few restrictions on pin assignments when constructing an LCD module.

## Normal/Inverse Display

Determines whether the data in RAM is displayed normally or inverted.

| $A_{0}$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $D$ |

## Note

$\mathrm{D}=0 \quad$ LCD segment is ON when RAM data is 1 (normal).
$D=1 \quad$ LCD segment is ON when RAM data is 0 (inverse).

## Display All Points ON/OFF

Turns all LCD points ON independently of the display data in RAM. The RAM contents are not changed. This command has priority over the normal/inverse display command.

| $\mathrm{A}_{0}$ | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | D |

## Note

$\mathrm{D}=0$ Normal display status
D $=1$ All display segments ON
If this command is received when the display status is OFF, the Power Save command is executed.

## Select Duty

Selects the LCD driver duty.
Since this is independent from contents of the output status register, the duty must be selected according to the LCD output status.
In multi-chip configuration, the master and slave devices must have the same duty.

| $A_{0}$ | $\frac{E}{R D}$ | $\frac{R \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $D$ |


| Model | D | Duty |
| :---: | :---: | :---: |
| SED1560 | 0 | $1 / 48$ |
|  | 1 | $1 / 64$ |
| SED1561 | 0 | $1 / 24$ |
|  | 1 | $1 / 32$ |
| SED1562 | 0 | $1 / 16$ |
|  | 1 | $1 / 16$ |

## Duty + 1

Increases the duty by 1 . If $1 / 48$ or $1 / 64$ duty is selected in the SED1560 for example, $1 / 49$ or $1 / 65$ is set, respectively and COM1 functions as either the COM48 or COM64 output. The display line always accesses the RAM area corresponding to page address 8, D0. (Refer to Figure 4.)
In multi-chip configuration, the Duty +1 command must be executed to both the master and slave sides.


| Model | D | Duty |
| :---: | :---: | :---: |
| SED1560 | 0 | $1 / 48$ or $1 / 64$ <br> $1 / 49$ or $1 / 65$ |
| SED1561 | 0 <br> 1 | $1 / 24$ or $1 / 32$ <br> $1 / 25$ or $1 / 33$ |
| SED1562 | 0 | $1 / 16$ <br> $1 / 17$ |

## Set $\boldsymbol{n}$-lineE Inversion

Selects the number of inverse lines for the LCD AC controller. The value of $n$ is set between 2 to 16 and is stored in the $n$-line inversion register.

| $A_{0}$ | $\frac{E}{R D}$ | $\frac{R \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | $A 3$ | $A 2$ | $A 1$ | $A 0$ |


| A3 | A2 | A1 | A0 | Number of inverted <br> lines |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | - |
| 0 | 0 | 0 | 1 | 2 |
| 0 | 0 | 1 | 0 | 3 |
| $\downarrow$ |  |  |  |  |
| 1 | 1 | 1 | 0 | $\downarrow$ |
| 1 | 1 | 1 | 1 | 16 |

Do not use this command when using the votage follower of the built-in power supply, the characteristics of the built-in power supply cannot then be guaranteed to stay within the specification.

## Cancel $\boldsymbol{n}$-line Inversion

Cancels $n$-line inversion and restores the normal 2-frame AC control. The contents of the $n$-line inversion register are not changed.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R}{W} \bar{W}$ | $D 7$ | $D 6$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

## Modify Read

Following this command, the column address is no longer incremented automatically by a Read Display Data command. The column address is still incremented by the Write Display Data command. This mode is cancelled by the End command. The column address is then returned to its value prior to the Modify Read command. This command makes it easy to manage the duplication of data from a particular display area for features such as cursor blinking.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{\mathrm{WR}}$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Note that the Column Address Set command cannot be used in modify-read mode.


## End

Cancels the modify read mode. The column address prior to the Modify Read command is restored.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R}{W} \bar{W}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

## Reset

Resets the initial display line, column address, page address, and $n$-line inversion registers to their initial values. This command does not affect the display data in RAM.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | $D 7$ | $D 6$ | $D$ 5 | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The reset command does not initialize the LCD power supply. Only RES can be used to initialize the supplies.

Figure 13. Command sequence for cursor blinking


## Output Status Register

Available only in the SED1560 and SED1561.
This command selects the role of the COM/SEG dual pins and determines the LCD driver output status.
The COM output scanning direction can be selected by setting A3 to "H" or "L". For details, refer to the Output Status Circuit in each function description.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{\mathrm{WR}}$ | $\mathrm{D}_{7}$ | D 6 | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | D 2 | $\mathrm{D}_{1}$ | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ |

A3: Selection of the COM output scanning direction

| $A_{2}$ | $A_{1}$ | $A_{0}$ | Output <br> Status | Number of <br> COM/SEG <br> Output pins | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Case 6 | SEG 166 | Applies to the <br> SED1560/61 |
| 0 | 0 | 1 | Case 5 | SEG 134, COM 32 | Applies to the <br> SED1561 |
| 0 | 1 | 0 | Case 4 | SEG 134, COM 32 |  |
| 0 | 1 | 1 | Case 3 | SEG 134, COM 32 |  |
| 1 | 0 | 0 | Case 2 | SEG 102, COM 64 | Applies to the |
| SED1560 |  |  |  |  |  |

## LCD Power Supply ON/OFF

Turns the SED156*D*B internal LCD power supply ON or OFF. When the power supply is ON, the voltage converter, the voltage regulator circuit and the voltage followers are operating. For the converter to function, the oscillator must also be operating.

| $A_{0}$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

## Note

$\begin{array}{ll}D=0 & \text { Supply OFF } \\ D=1 & \text { Supply ON }\end{array}$
When an external power supply is used with the SED156*D*B, the internal supply must be OFF. If the SED $156 * \mathrm{D} *$ в is used in a multiple-chip configuration, an external power supply that meets the specifications of the LCD panel must be used. An SED1560 operating as a slave must have its internal power supply turned OFF.

## Completion of Built-in Power On

This command turns on the built-in power supply.

| $A_{0}$ | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

The SED1560 series has the built-in, low-power LCD driving voltage generator circuit which can cut almost all currents except those required for LCD display. This is the primary advantage of the SED1560 series product. However, it has the low power and you need perform the following power-on sequence when turning on the builtin power supply:

## Sequence in the Built-in Power supply ON/OFF Status

To turn on built-in power supply, execute the above builtin power supply ON sequence. To turn off internal power supply execute the power save sequence as shown in the following power supply OFF status. Accordingly, to turn on built-in power supply again after turn it off (power save), execute the "Power Save Clear Sequence" that will be described afterwards.

## Built-in power supply ON status



Built-in power supply OFF status

*1: Regarding the SED 1562, it is not necessary to execute a command to decide an output status.
*2: When the COMI pin is not used, it is not necessary to enter the DUTY +1 and DUTY +1 Clear commands.
*3: When the built-in power supply startup end command is not executed, current is consumed stationarily.
Built-in power supply startup end command must always be used in a pair with built-in power supply ON command.
*4: The waiting time depends on the externally-installed capacitance C2 (refer to 4-35). After the waiting time shown in Graph 1, the power supply can be started surely.

$\mathrm{V}_{5}$ voltage conditions
$1 / 9$ bias $\mathrm{V}_{5}=-6.0$ to -16.0 V $1 / 7$ bias $\mathrm{V}_{5}=-5.0$ to -12.0 V $1 / 5$ bias $\mathrm{V}_{5}=-4.5$ to -8.0 V
*5: Within the waiting time in built-in power supply ON status, any command other than built-in power supply control commands such as Power Save, and display ON/OFF command, display normal rotation/reverse command, display all ON command, output status select command and DUTY+1 clear command can accept another command without any problem. RAM read and write operations can be freely performed.

## Electronic Volume Control Register

Through these commands, the liquid crystal driving voltage V5 being outputted from the voltage regulation circuit of the built-in liquid crystal power supply, in order to adjust the contrast of the liquid crystal display.
By setting data to the 4 bit register, one of the 16 voltage status may be selected for the liquid crystal driving voltage V5. External resistors are used for setting the voltage regulation range of the V5. For details refer to the paragraph of the voltage regulation circuit in the Clause for the explanation of functions.

| $A 0$ | $\frac{E}{R D}$ | $\frac{R \bar{W}}{W R}$ | $D 7$ | $D 6$ | $D$ | D | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | $A 5$ | $A 4$ | $A 3$ | $A 2$ | $A 1$ | $A 0$ |


| A4 | A3 | A2 | A1 | A0 | $\left\|\mathbf{V}_{5}\right\|$ |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | Small (as the absolute value) |
|  |  | $\vdots$ |  |  |  |
| 1 | 1 | 1 | 1 | 1 | Large (as the absolute value) |

When not using the electronic volume control function, set to $(0,0,0,0,0)$.

## Power Save (Complex Command)

If the Display All Points ON command is specified in the display OFF state, the system enters the power save status, reducing the power consumption to approximate the static power consumption value. The internal state in the power save status is as follows:
(a) The oscillator and power supply circuits are stopped.
(b) The LCD driver is stopped and segment and common driver outputs output the VDD level.
(c) An input of an external clock is inhibited and OSC2 enters the high-impedance state.
(d) The display data and operation mode before execution of the power save command are held.
(e) All LCD driver voltages are fixed to the VDD level.

The power save mode is cancelled by entering either the Display ON command or the Display All Points OFF command (display operation state). When external voltage driver resistors are used to supply the LCD driver voltage level, the current through them must be cut off by the power save signal.
If an external power supply is used, it must be turned OFF using the power save signal in the same manner and voltage levels must be fixed to the floating or VDD level.

## Sequence in the Power Save Status

Power Save and Power Save Clear must be executed according to the following sequence.
To give a liquid crystal driving voltage level by the externally-installed resistance dividing circuit, the current flowing in this resistance must be cut before or concurrently with putting the SED1560 series into the power save status so that it may be fixed to the floating or VdD level.
When using an external power supply, likewise, its function must be stopped before or concurrently with putting the SED1560 series ino the power save status so that it may be fixed to the floating or VDD level. In a configurationinwhich an exclusive common driver such as SED1630 is combined with the SED1560 series, it is necessary to stop the external power supply function after putting all the common output into non-selection level.

Power save sequence
*3
*2
*1
*1: In the power save sequence, the power save status is provided after the display all ON command. In the power save clear sequence, the power save status is cleared after the display all ON status OFF command.
*2 When the COMI pin is not used, it is not necessary to eneter the DUTY+1 command and DUTY+1 clear command.
*3 In the SED1562, it is not necessary to execute a command to decide an output status.
*4 The display ON command can be executed any-

Power save clear sequence

where if it is later than the display all ON status OFF command.
*5 When internal power supply startup end command is not executed, current is consumed stationarily. Internal power supply startup end command must always be used in a pair with internal power supply ON command.
*6 The waiting time depends on the Externally-installed capacitance C2 (refer to 4-35). After the waiting time shown in the above Graph 1, the power supply can be started surely.

## COMMAND DESCRIPTION - INSTRUCTION SETUP EXAMPLES

## Instruction Setup Examples

## Initial setup

Note: As power is turned on, this IC outputs non-LCD-drive potentials $\mathrm{V}_{2}-\mathrm{V} 3$ from SEG terminal (generates output for driving the LCD) and $\mathrm{V}_{1}-\mathrm{V}_{4}$ from COM terminal (also used for generating the LCD drive output). If charge remains on the smoothing capacitor being inserted between the above LCD driving terminals, the display screen can be blacked out momentarily. In order to avoid this trouble, it is recommended to employ the following powering on procedure.

- When the built-in power is used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "ADC Select" in the Command Selection (8).
*3: Refer to the "Output State Register Set" in the Command Description (18).
*4: Refer to the "Duty Select" in the Command Description (11).
*5: Refer to the "Duty +1 " in the Command Description.
*6: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (21).
*7: Refer to the "n-line Inversion Register Set" in the Command Description (13).
*8: Refer to the "Built-in Power Supply ON/OFF" in the Command Description (21).
*9: Refer to the "Built-in Power Supply ON/OFF Sequence" in the Command Description.
*10:Refer to the "Built-in Power Supply ON Complete" in the Command Description (20).

- When the built-in power supply is not used immediately after the main power is turned on:

* This duration of 5 ms depends on the panel characteristics as well as capacity of the capacitor concerned. Check them on the actual system.

Notes: *1: Refer to the "Reset Circuit" in the Function Description.
*2: Refer to the "ADC Select" in the Command Description (8).
*3: Refer to the "Output State Register Set" in the Command Description (18)
*4: Refer to the "Duty Select" in the Command Description (11).
*6: Refer to the "Supply Circuit" in the Function Description and the "Electronic Volume Register Set" in the Command Description (21).
*7: Refer to the " n -line Inversion Register Set" in the Command Description (13).
*8: Refer to the "Built-in Power Supply ON/OFF" in the Command Description (19).
*11,12: You can select either the sleep mode or standby mode for the power save mode. Refer to the "Power Save (Multiple Commands)" in the Command Description (22).

- Data Display


Notes: *13:Refer to the "Display Line Set" in the Command Description (2).
*14:Refer to the "Page Address Set" in the Command Description (3).
*15: Refer to the "Column Address Set" in the Command Description (4).
*16: Refer to the "Display Data Write" in the Command Description (6).
*17: Refer to the "Display ON/OFF" in the Command Description (1).
It is recommended to avoid the all-white-display of the display start data.

- Powering Off $* 18$


Notes: *18:This IC functions as the logic circuit of the power supplies VDD - Vss, and used for controlling the driver of LCD power supplies VDD - V5. Thus, if power supplies VDD - VSS are turned off while voltage is still present on LCD power supplies VDD - V5, drivers (COM and SEG) may output uncontrolled voltage. Therefore, you are required to observe the following powering off procedure: Turn the built-in power supply off, then turn off the IC power supplies (VDD - Vss) only after making sure that potential of $\mathrm{V} 5-\mathrm{V}_{1}$ is below the LCD panel threshold voltage level. Refer to the "Supply Circuit" in the Function Description.
*19: When the power save command is entered, you must not implement reset from RES terminal until VDD Vss power are turned off. Refer to the "Power Save" in the Command Description.

## - Refresh

It is recommended to use the refresh sequence on a regular basis. This sequence, however, must not be turned on as long as the initial setup, data display or powering off sequence is taking place.


## Connection between LCD drivers

The LCD display area can be increased by using the SED1560 series in a multiple-chip configuration or with the SED1560 series special common driver (SED1630).

Application with external Driver
SED156*D*B-SED1630


SED156*D*B-SED156*D*B
(when oscillator circuit is used)


SED156*D*B-SED156*D*B (External clock)


## Microprocessor Interface

The SED1560 series interfaces to either 8080- or 6800series microprocessors. The number of connections to the microprocessor can be minimized by using a serial
interface. When used in a multiple-chip configuration, the SED1560 is controlled by the chip select signals from the microprocessor.

## 8080-series microprocessors



## 6800-series microprocessors



## Serial interface



## LCD Panel Interface Examples

## Single-chip configurations



## Multiple-chip configurations



## Special Common Driver Configurations



* If an external amp circuit is configured, we recommend to use the SCI7660 and SCI7661.



## SED1560T TAB Pin Layout

This drawing is not for specifying the TAB outline shape.


## TCP DIMENSIONS (2 ways)



## TCP DIMENSIONS (4 ways)



## 8. SED1565 Series

Rev. 2.4

## Contents

1. DESCRIPTION ..... 8-1
2. FEATURES ..... 8-1
3. BLOCK DIAGRAM ..... 8-3
4. PIN DIMENSIONS ..... 8-4
5. PIN DESCRIPTIONS ..... 8-20
6. DESCRIPTION OF FUNCTIONS ..... 8-24
7. COMMANDS ..... 8-49
8. COMMAND DESCRIPTION ..... 8-58
9. ABSOLUTE MAXIMUM RATINGS ..... 8-64
10. DC CHARACTERISTICS ..... 8-65
11. TIMING CHARACTERISTICS ..... 8-73
12. THE MPU INTERFACE (REFERENCE EXAMPLES) ..... 8-81
13. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE) ..... 8-82
14. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES) ..... 8-83
15. A SAMPLE TCP PIN ASSIGNMENT ..... 8-84
16. EXTERNAL VIEW OF TCP PINS ..... 8-85

## 1. DESCRIPTION

The SED1565 Series is a series of single-chip dot matrix liquid crystal display drivers that can be connected directly to a microprocessor bus. 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM and the chip generates a liquid crystal drive signal independent of the microprocessor. Because the chips in the SED1565 Series contain $65 \times 132$ bits of display data RAM and there is a 1 -to- 1 correspondence between the liquid crystal panel pixels and the internal RAM bits, these chips enable displays with a high degree of freedom. The SED1565 Series chips contain 65 common output circuits and 132 segment output circuits, so that a single chip can drive a $65 \times 132$ dot display (capable of displaying 8 columns $\times 4$ rows of a $16 \times 16$ dot kanji font). The SED1567 Series chips contain 33 common output circuits and 132 segment output circuits, so that a single chip can drive $33 \times 132$ dot display (capable of displaying 8 columns $\times 2$ rows of $16 \times 16$ dot kanji fonts). Thanks to the built-in 55 common output circuits and 132 segment output circuits, the SED1568*** is capable of displaying $55 \times 132$ dots ( 11 columns $\times 4$ lines using $11 \times 12$ dots Kanji font) with a single chip. The SED1569 Series chips contain 53 common output circuits and 132 segment output circuits, so that a single chip can drive $53 \times 132$ dot display (capable of displaying 11 columns $\times 4$ rows of $11 \times 12$ dot kanji fonts). Moreover, the capacity of the display can be extended through the use of master/slave structures between chips.
The chips are able to minimize power consumption because no external operating clock is necessary for the display data RAM read/write operation. Furthermore, because each chip is equipped internally with a lowpower liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the SED1565 Series chips can be used to create the lowest power display system with the fewest components for highperformance portable devices.

## 2. FEATURES

- Direct display of RAM data through the display data RAM.
RAM bit data: " 1 " Display on
" 0 " Display off (during normal display)
- RAM capacity
$65 \times 132=8580$ bits
- Display driver circuits

SED1565***: 65 common output and 132 segment outputs
SED1566***: 49 common output and 132 segment outputs
SED1567***: 33 common outputs and 132 segment outputs
SED1568***: 55 common outputs and 132 segment outputs
SED1569***: 53 common outputs and 132 segment outputs

- High-speed 8-bit MPU interface (The chip can be connected directly to the both the $80 \times 86$ series MPUs and the 68000 series MPUs)
/Serial interfaces are supported.
- Abundant command functions

Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V5 voltage regulation internal resistor ratio set.

- Static drive circuit equipped internally for indicators. ( 1 system, with variable flashing speed.)
- Low-power liquid crystal display power supply circuit equipped internally.
Booster circuit (with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally)
High-accuracy voltage adjustment circuit (Thermal gradient $-0.05 \% /{ }^{\circ} \mathrm{C}$ or $-0.2 \% /{ }^{\circ} \mathrm{C}$ or external input) V5 voltage regulator resistors equipped internally, V1 to V4 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- CR oscillator circuit equipped internally (external clock can also be input)
- Extremely low power consumption

Operating power when the built-in power supply is used (an example)
SED1565D0B $81 \mu \mathrm{~A}(\mathrm{VDD}-\mathrm{VSS}=\mathrm{VDD}-\mathrm{VSS} 2=$
/SED1565Dbi 3.0 V, Quad voltage, V5 - VDD = 11.0 V )

SED1566D0B $43 \mu \mathrm{~A}(\mathrm{VDD}-\mathrm{VSS}=\mathrm{VDD}-\mathrm{VSS} 2=$
/SED1566Dbb 3.0 V, Triple voltage, V5 - VdD = 8.0 V )

SED1567D0B $29 \mu \mathrm{~A}(\mathrm{VdD}-\mathrm{VSS}=\mathrm{VdD}-\mathrm{Vss} 2=$ /SED1567Dbb 3.0 V, Triple voltage, V5 - VdD = 8.0 V )

SED1568D0b/SED1568Dbв
/SED1569D0b/SED1569Dbв
$46 \mu \mathrm{~A}(\mathrm{VDD}-\mathrm{VSS}=\mathrm{V} D \mathrm{D}-\mathrm{VSS} 2=$ 3.0 V, Triple voltage, V5 - VDD = 8.0 V )

Conditions: When all displays are in white and the normal mode is selected (see page $60 * 12$ for details of the conditions).

- Power supply

Operable on the low 1.8 voltage
Logic power supply VDD - Vss $=1.8 \mathrm{~V}$ to 5.5 V
Boost reference voltage: VDD $-\mathrm{VsS2}=1.8 \mathrm{~V}$ to 6.0 V

Liquid crystal drive power supply: $\mathrm{V} 5-\mathrm{VDD}=-4.5$ V to -16.0 V

- Wide range of operating temperatures: -40 to $85^{\circ} \mathrm{C}$
- CMOS process
- Shipping forms include bare chip and TCP.
- These chips not designed for resistance to light or resistance to radiation.


## Series Specifications

## Bare chip

| Product Name | Duty | Bias | SED Dr | COM Dr | Vreg Temperature <br> Gradient | Chip <br> Thickness |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1565Dob | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1565DbB | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1565DbE | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $300 \mu \mathrm{~m}$ |
| SED1565D1B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.2 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1565D2B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | External Input | $625 \mu \mathrm{~m}$ |
| SED1566DoB | $1 / 49$ | $1 / 8,1 / 6$ | 132 | 49 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1566D1B | $1 / 49$ | $1 / 8,1 / 6$ | 132 | 49 | $-0.2 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1566D2B | $1 / 49$ | $1 / 8,1 / 6$ | 132 | 49 | External Input | $625 \mu \mathrm{~m}$ |
| SED1566DbB | $1 / 49$ | $1 / 8,1 / 6$ | 132 | 49 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1567DoB | $1 / 33$ | $1 / 6,1 / 5$ | 132 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1567D1B | $1 / 33$ | $1 / 6,1 / 5$ | 132 | 33 | $-0.2 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1567D2B | $1 / 33$ | $1 / 6,1 / 5$ | 132 | 33 | External Input | $625 \mu \mathrm{~m}$ |
| SED1567DbB | $1 / 33$ | $1 / 6,1 / 5$ | 132 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1568DoB | $1 / 55$ | $1 / 8,1 / 6$ | 132 | 55 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |
| SED1569DoB | $1 / 53$ | $1 / 8,1 / 6$ | 132 | 53 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | $625 \mu \mathrm{~m}$ |

TCP

| Product Name | Duty | Bias | SED Dr | COM Dr | VREG Temperature Gradient |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SED1565T0** | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ |
| SED1566T0** | $1 / 49$ | $1 / 8,1 / 6$ | 132 | 49 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ |
| SED1567TO* | $1 / 33$ | $1 / 6,1 / 5$ | 132 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ |

* indicates roman letters.

Product name of custom TCP can be coped with specially.

## 3. BLOCK DIAGRAM

## Example: SED1565***



## 4. PIN DIMENSIONS



SED1565*** Pad Center Coordinates
Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4973 | 1246 |
| 2 | FRS | 4853 |  |
| 3 | FR | 4734 |  |
| 4 | CL | 4614 |  |
| 5 | DOF | 4494 |  |
| 6 | TEST0 | 4375 |  |
| 7 | Vss | 4255 |  |
| 8 | CS1 | 4136 |  |
| 9 | CS2 | 4016 |  |
| 10 | VDD | 3896 |  |
| 11 | RES | 3777 |  |
| 12 | A0 | 3657 |  |
| 13 | Vss | 3538 |  |
| 14 | WR, R/W | 3418 |  |
| 15 | RD, E | 3298 |  |
| 16 | VDD | 3179 |  |
| 17 | D0 | 3059 |  |
| 18 | D1 | 2940 |  |
| 19 | D2 | 2820 |  |
| 20 | D3 | 2700 |  |
| 21 | D4 | 2581 |  |
| 22 | D5 | 2461 |  |
| 23 | D6, SCL | 2342 |  |
| 24 | D7, SI | 2222 |  |
| 25 | (NC) | 2119 |  |
| 26 | VDD | 2030 |  |
| 27 | VDD | 1941 |  |
| 28 | VDD | 1852 |  |
| 29 | VDD | 1763 |  |
| 30 | Vss | 1674 |  |
| 31 | Vss | 1585 |  |
| 32 | Vss | 1496 |  |
| 33 | Vss2 | 1407 |  |
| 34 | VSS2 | 1318 |  |
| 35 | VSS2 | 1229 |  |
| 36 | Vss2 | 1140 |  |
| 37 | (NC) | 1051 |  |
| 38 | Vout | 962 |  |
| 39 | Vout | 873 |  |
| 40 | CAP3- | 784 | $\boldsymbol{}$ |
|  |  |  |  |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 41 | CAP3- | 695 | 1246 |
| 42 | (NC) | 605 |  |
| 43 | CAP1+ | 516 |  |
| 44 | CAP1+ | 427 |  |
| 45 | CAP1- | 338 |  |
| 46 | CAP1- | 249 |  |
| 47 | CAP2- | 160 |  |
| 48 | CAP2- | 71 |  |
| 49 | CAP2+ | -18 |  |
| 50 | CAP2+ | -107 |  |
| 51 | Vss | -196 |  |
| 52 | Vss | -285 |  |
| 53 | VRS | -374 |  |
| 54 | Vrs | -463 |  |
| 55 | Vdd | -552 |  |
| 56 | Vdd | -641 |  |
| 57 | $V_{1}$ | -730 |  |
| 58 | $\mathrm{V}_{1}$ | -819 |  |
| 59 | V2 | -908 |  |
| 60 | V2 | -997 |  |
| 61 | (NC) | -1086 |  |
| 62 | V3 | -1176 |  |
| 63 | V3 | -1265 |  |
| 64 | $V_{4}$ | -1354 |  |
| 65 | V4 | -1443 |  |
| 66 | $V_{5}$ | -1532 |  |
| 67 | V5 | -1621 |  |
| 68 | (NC) | -1710 |  |
| 69 | VR | -1799 |  |
| 70 | VR | -1888 |  |
| 71 | VDD | -1977 |  |
| 72 | Vdd | -2066 |  |
| 73 | TEST1 | -2155 |  |
| 74 | TEST1 | -2244 |  |
| 75 | TEST2 | -2333 |  |
| 76 | TEST2 | -2422 |  |
| 77 | (NC) | -2511 |  |
| 78 | TEST3 | -2600 |  |
| 79 | TEST3 | -2689 |  |
| 80 | TEST4 | -2778 | $\checkmark$ |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 81 | TEST4 | -2867 | 1246 |
| 82 | (NC) | -2957 |  |
| 83 | VDD | -3059 |  |
| 84 | M/S | -3179 |  |
| 85 | CLS | -3298 |  |
| 86 | Vss | -3418 |  |
| 87 | C86 | -3538 |  |
| 88 | P/S | -3657 |  |
| 89 | VDD | -3777 |  |
| 90 | HPM | -3896 |  |
| 91 | Vss | -4016 |  |
| 92 | IRS | -4136 |  |
| 93 | VDD | -4255 |  |
| 94 | TEST5 | -4375 |  |
| 95 | TEST6 | -4494 |  |
| 96 | TEST7 | -4614 |  |
| 97 | TEST8 | -4734 |  |
| 98 | TEST9 | -4853 |  |
| 99 | (NC) | -4973 | $\downarrow$ |
| 100 | (NC) | -5252 | 1248 |
| 101 | COM31 |  | 1163 |
| 102 | COM30 |  | 1090 |
| 103 | COM29 |  | 1017 |
| 104 | COM28 |  | 945 |
| 105 | COM27 |  | 872 |
| 106 | COM26 |  | 799 |
| 107 | COM25 |  | 727 |
| 108 | COM24 |  | 654 |
| 109 | COM23 |  | 581 |
| 110 | COM22 |  | 509 |
| 111 | COM21 |  | 436 |
| 112 | COM20 |  | 363 |
| 113 | COM19 |  | 291 |
| 114 | COM18 |  | 218 |
| 115 | COM17 |  | 145 |
| 116 | COM16 |  | 73 |
| 117 | COM15 |  | 0 |
| 118 | COM14 |  | -73 |
| 119 | COM13 |  | -145 |
| 120 | COM12 |  | -218 |
|  |  |  |  |

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 121 | COM11 | -5252 | -291 |
| 122 | COM10 |  | -363 |
| 123 | COM9 |  | -436 |
| 124 | COM8 |  | -509 |
| 125 | COM7 |  | -581 |
| 126 | COM6 |  | -654 |
| 127 | COM5 |  | -727 |
| 128 | COM4 |  | -800 |
| 129 | COM3 |  | -872 |
| 130 | COM2 |  | -945 |
| 131 | COM1 |  | -1018 |
| 132 | COM0 |  | -1090 |
| 133 | COMS |  | -1163 |
| 134 | (NC) | $\mathbf{V}$ |  |
| 135 | (NC) | -5009 | -1248 |
| 136 | (NC) | -4924 |  |
| 137 | (NC) | -4853 |  |
| 138 | (NC) | -4781 |  |
| 139 | SEG0 | -4709 |  |
| 140 | SEG1 | -4637 |  |
| 141 | SEG2 | -4565 |  |
| 142 | SEG3 | -4493 |  |
| 143 | SEG4 | -4421 |  |
| 144 | SEG5 | -4349 |  |
| 145 | SEG6 | -4277 |  |
| 146 | SEG7 | -4206 |  |
| 147 | SEG8 | -4134 |  |
| 148 | SEG9 | -4062 |  |
| 149 | SEG10 | -3990 |  |
| 150 | SEG11 | -3918 |  |
| 151 | SEG12 | -3846 |  |
| 152 | SEG13 | -3774 |  |
| 153 | SEG14 | -3702 |  |
| 154 | SEG15 | -3630 |  |
| 155 | SEG16 | -3559 |  |
| 156 | SEG17 | -3487 |  |
| 157 | SEG18 | -3415 |  |
| 158 | SEG19 | -3343 |  |
| 159 | SEG20 | -3271 |  |
| 160 | SEG21 | -3199 | $\boldsymbol{}$ |
|  |  |  |  |


| PAD <br> No. | PIN | Name | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: |
| 161 | SEG22 | -3127 | $\mathbf{Y}$ |
| 162 | SEG23 | -3055 |  |
| 163 | SEG24 | -2983 |  |
| 164 | SEG25 | -2912 |  |
| 165 | SEG26 | -2840 |  |
| 166 | SEG27 | -2768 |  |
| 167 | SEG28 | -2696 |  |
| 168 | SEG29 | -2624 |  |
| 169 | SEG30 | -2552 |  |
| 170 | SEG31 | -2480 |  |
| 171 | SEG32 | -2408 |  |
| 172 | SEG33 | -2336 |  |
| 173 | SEG34 | -2265 |  |
| 174 | SEG35 | -2193 |  |
| 175 | SEG36 | -2121 |  |
| 176 | SEG37 | -2049 |  |
| 177 | SEG38 | -1977 |  |
| 178 | SEG39 | -1905 |  |
| 179 | SEG40 | -1833 |  |
| 180 | SEG41 | -1761 |  |
| 181 | SEG42 | -1689 |  |
| 182 | SEG43 | -1618 |  |
| 183 | SEG44 | -1546 |  |
| 184 | SEG45 | -1474 |  |
| 185 | SEG46 | -1402 |  |
| 186 | SEG47 | -1330 |  |
| 187 | SEG48 | -1258 |  |
| 188 | SEG49 | -1186 |  |
| 189 | SEG50 | -1114 |  |
| 190 | SEG51 | -1042 |  |
| 191 | SEG52 | -971 |  |
| 192 | SEG53 | -899 |  |
| 193 | SEG54 | -827 |  |
| 194 | SEG55 | -755 |  |
| 195 | SEG56 | -683 |  |
| 196 | SEG57 | -611 |  |
| 197 | SEG58 | -539 |  |
| 198 | SEG59 | -467 |  |
| 199 | SEG60 | -395 |  |
| 200 | SEG61 | -324 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 201 | SEG62 | -252 | -1246 |
| 202 | SEG63 | -180 |  |
| 203 | SEG64 | -108 |  |
| 204 | SEG65 | -36 |  |
| 205 | SEG66 | 36 |  |
| 206 | SEG67 | 108 |  |
| 207 | SEG68 | 180 |  |
| 208 | SEG69 | 252 |  |
| 209 | SEG70 | 324 |  |
| 210 | SEG71 | 395 |  |
| 211 | SEG72 | 467 |  |
| 212 | SEG73 | 539 |  |
| 213 | SEG74 | 611 |  |
| 214 | SEG75 | 683 |  |
| 215 | SEG76 | 755 |  |
| 216 | SEG77 | 827 |  |
| 217 | SEG78 | 899 |  |
| 218 | SEG79 | 971 |  |
| 219 | SEG80 | 1042 |  |
| 220 | SEG81 | 1114 |  |
| 221 | SEG82 | 1186 |  |
| 222 | SEG83 | 1258 |  |
| 223 | SEG84 | 1330 |  |
| 224 | SEG85 | 1402 |  |
| 225 | SEG86 | 1474 |  |
| 226 | SEG87 | 1546 |  |
| 227 | SEG88 | 1618 |  |
| 228 | SEG89 | 1689 |  |
| 229 | SEG90 | 1761 |  |
| 230 | SEG91 | 1833 |  |
| 231 | SEG92 | 1905 |  |
| 232 | SEG93 | 1977 |  |
| 233 | SEG94 | 2049 |  |
| 234 | SEG95 | 2121 |  |
| 235 | SEG96 | 2193 |  |
| 236 | SEG97 | 2265 |  |
| 237 | SEG98 | 2336 |  |
| 238 | SEG99 | 2408 |  |
| 239 | SEG100 | 2480 |  |
| 240 | SEG101 | 2552 |  |
|  |  |  |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 |  |
| 243 | SEG104 | 2768 |  |
| 244 | SEG105 | 2840 |  |
| 245 | SEG106 | 2912 |  |
| 246 | SEG107 | 2983 |  |
| 247 | SEG108 | 3055 |  |
| 248 | SEG109 | 3127 |  |
| 249 | SEG110 | 3199 |  |
| 250 | SEG111 | 3271 |  |
| 251 | SEG112 | 3343 |  |
| 252 | SEG113 | 3415 |  |
| 253 | SEG114 | 3487 |  |
| 254 | SEG115 | 3558 |  |
| 255 | SEG116 | 3630 |  |
| 256 | SEG117 | 3702 |  |
| 257 | SEG118 | 3774 |  |
| 258 | SEG119 | 3846 |  |
| 259 | SEG120 | 3918 |  |
| 260 | SEG121 | 3990 |  |
| 261 | SEG122 | 4062 |  |
| 262 | SEG123 | 4134 |  |
| 263 | SEG124 | 4206 |  |
| 264 | SEG125 | 4277 |  |
| 265 | SEG126 | 4349 |  |
| 266 | SEG127 | 4421 |  |
| 267 | SEG128 | 4493 |  |
| 268 | SEG129 | 4565 |  |
| 269 | SEG130 | 4637 |  |
| 270 | SEG131 | 4709 |  |
| 271 | (NC) | 4781 |  |
| 272 | (NC) | 4853 |  |
| 273 | (NC) | 4924 |  |
| 274 | (NC) | 5009 | $\boldsymbol{}$ |
| 275 | (NC) | 5252 | -1248 |
| 276 | COM32 |  | -1163 |
| 277 | COM33 |  | -1090 |
| 278 | COM34 |  | -1018 |
| 279 | COM35 |  | -945 |
| 280 | COM36 | $\boldsymbol{v}$ | -872 |
|  |  |  |  |


| PAD No. | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 281 | COM37 | 5252 | -800 |
| 282 | COM38 |  | -727 |
| 283 | COM39 |  | -654 |
| 284 | COM40 |  | -581 |
| 285 | COM41 |  | -509 |
| 286 | COM42 |  | -436 |
| 287 | COM43 |  | -363 |
| 288 | COM44 |  | -291 |
| 289 | COM45 |  | -218 |
| 290 | COM46 |  | -145 |
| 291 | COM47 |  | -73 |
| 292 | COM48 |  | 0 |
| 293 | COM49 |  | 73 |
| 294 | COM50 |  | 145 |
| 295 | COM51 |  | 218 |
| 296 | COM52 |  | 291 |
| 297 | COM53 |  | 363 |
| 298 | COM54 |  | 436 |
| 299 | COM55 |  | 509 |
| 300 | COM56 |  | 581 |
| 301 | COM57 |  | 654 |
| 302 | COM58 |  | 727 |
| 303 | COM59 |  | 799 |
| 304 | COM60 |  | 872 |
| 305 | COM61 |  | 945 |
| 306 | COM62 |  | 1017 |
| 307 | COM63 |  | 1090 |
| 308 | COMS |  | 1163 |
| 309 | (NC) | $\checkmark$ | 1248 |

## SED1566*** Pad Center Coordinates

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4973 | 1246 |
| 2 | FRS | 4853 |  |
| 3 | FR | 4734 |  |
| 4 | CL | 4614 |  |
| 5 | DOF | 4494 |  |
| 6 | TEST0 | 4375 |  |
| 7 | Vss | 4255 |  |
| 8 | CS1 | 4136 |  |
| 9 | CS2 | 4016 |  |
| 10 | VDD | 3896 |  |
| 11 | RES | 3777 |  |
| 12 | A0 | 3657 |  |
| 13 | Vss | 3538 |  |
| 14 | WR, R/W | 3418 |  |
| 15 | RD, E | 3298 |  |
| 16 | VDD | 3179 |  |
| 17 | D0 | 3059 |  |
| 18 | D1 | 2940 |  |
| 19 | D2 | 2820 |  |
| 20 | D3 | 2700 |  |
| 21 | D4 | 2581 |  |
| 22 | D5 | 2461 |  |
| 23 | D6, SCL | 2342 |  |
| 24 | D7, SI | 2222 |  |
| 25 | (NC) | 2119 |  |
| 26 | VDD | 2030 |  |
| 27 | VDD | 1941 |  |
| 28 | VDD | 1852 |  |
| 29 | VDD | 1763 |  |
| 30 | Vss | 1674 |  |
| 31 | Vss | 1585 |  |
| 32 | Vss | 1496 |  |
| 33 | Vss2 | 1407 |  |
| 34 | VSS2 | 1318 |  |
| 35 | VSs2 | 1229 |  |
| 36 | Vss2 | 1140 |  |
| 37 | (NC) | 1051 |  |
| 38 | Vout | 962 |  |
| 39 | Vout | 873 |  |
| 40 | CAP3- | 784 | $\boldsymbol{v}$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 41 | CAP3- | 695 | 1246 |
| 42 | (NC) | 605 |  |
| 43 | CAP1+ | 516 |  |
| 44 | CAP1+ | 427 |  |
| 45 | CAP1- | 338 |  |
| 46 | CAP1- | 249 |  |
| 47 | CAP2- | 160 |  |
| 48 | CAP2- | 71 |  |
| 49 | CAP2+ | -18 |  |
| 50 | CAP2+ | -107 |  |
| 51 | Vss | -196 |  |
| 52 | Vss | -285 |  |
| 53 | VRS | -374 |  |
| 54 | VRS | -463 |  |
| 55 | VDD | -552 |  |
| 56 | VDD | -641 |  |
| 57 | V1 | -730 |  |
| 58 | V1 | -819 |  |
| 59 | V2 | -908 |  |
| 60 | V2 | -997 |  |
| 61 | (NC) | -1086 |  |
| 62 | V3 | -1176 |  |
| 63 | V3 | -1265 |  |
| 64 | V4 | -1354 |  |
| 65 | V4 | -1443 |  |
| 66 | V $_{5}$ | -1532 |  |
| 67 | V5 | -1621 |  |
| 68 | (NC) | -1710 |  |
| 69 | VR | -1799 |  |
| 70 | VR | -1888 |  |
| 71 | VDD | -1977 |  |
| 72 | VDD | -2066 |  |
| 73 | TEST1 | -2155 |  |
| 74 | TEST1 | -2244 |  |
| 75 | TEST2 | -2333 |  |
| 76 | TEST2 | -2422 |  |
| 77 | (NC) | -2511 |  |
| 78 | TEST3 | -2600 |  |
| 79 | TEST3 | -2689 |  |
| 80 | TEST4 | -2778 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 81 | TEST4 | -2867 | 1246 |
| 82 | (NC) | -2957 |  |
| 83 | VDD | -3059 |  |
| 84 | M/S | -3179 |  |
| 85 | CLS | -3298 |  |
| 86 | Vss | -3418 |  |
| 87 | C86 | -3538 |  |
| 88 | P/S | -3657 |  |
| 89 | VDD | -3777 |  |
| 90 | HPM | -3896 |  |
| 91 | Vss | -4016 |  |
| 92 | IRS | -4136 |  |
| 93 | VDD | -4255 |  |
| 94 | TEST5 | -4375 |  |
| 95 | TEST6 | -4494 |  |
| 96 | TEST7 | -4614 |  |
| 97 | TEST8 | -4734 |  |
| 98 | TEST9 | -4853 |  |
| 99 | (NC) | -4973 | $\downarrow$ |
| 100 | (NC) | -5252 | 1248 |
| 101 | (NC) |  | 1163 |
| 102 | (NC) |  | 1090 |
| 103 | COM23 |  | 1017 |
| 104 | (NC) |  | 945 |
| 105 | COM22 |  | 872 |
| 106 | (NC) |  | 799 |
| 107 | COM21 |  | 727 |
| 108 | COM20 |  | 654 |
| 109 | COM19 |  | 581 |
| 110 | COM18 |  | 509 |
| 111 | COM17 |  | 436 |
| 112 | COM16 |  | 363 |
| 113 | COM15 |  | 291 |
| 114 | COM14 |  | 218 |
| 115 | COM13 |  | 145 |
| 116 | COM12 |  | 73 |
| 117 | COM11 |  | 0 |
| 118 | COM10 |  | -73 |
| 119 | COM9 |  | -145 |
| 120 | COM8 |  | -218 |
|  |  |  |  |

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 121 | COM7 | -5252 | -291 |
| 122 | COM6 |  | -363 |
| 123 | COM5 |  | -436 |
| 124 | COM4 |  | -509 |
| 125 | COM3 |  | -581 |
| 126 | COM2 |  | -654 |
| 127 | COM1 |  | -727 |
| 128 | (NC) |  | -800 |
| 129 | COM0 |  | -872 |
| 130 | (NC) |  | -945 |
| 131 | COMS |  | -1018 |
| 132 | (NC) |  | -1090 |
| 133 | (NC) |  | -1163 |
| 134 | (NC) |  | -1248 |
| 135 | (NC) | -5009 | -1246 |
| 136 | (NC) | -4924 |  |
| 137 | (NC) | -4853 |  |
| 138 | (NC) | -4781 |  |
| 139 | SEG0 | -4709 |  |
| 140 | SEG1 | -4637 |  |
| 141 | SEG2 | -4565 |  |
| 142 | SEG3 | -4493 |  |
| 143 | SEG4 | -4421 |  |
| 144 | SEG5 | -4349 |  |
| 145 | SEG6 | -4277 |  |
| 146 | SEG7 | -4206 |  |
| 147 | SEG8 | -4134 |  |
| 148 | SEG9 | -4062 |  |
| 149 | SEG10 | -3990 |  |
| 150 | SEG11 | -3918 |  |
| 151 | SEG12 | -3846 |  |
| 152 | SEG13 | -3774 |  |
| 153 | SEG14 | -3702 |  |
| 154 | SEG15 | -3630 |  |
| 155 | SEG16 | -3559 |  |
| 156 | SEG17 | -3487 |  |
| 157 | SEG18 | -3415 |  |
| 158 | SEG19 | -3343 |  |
| 159 | SEG20 | -3271 |  |
| 160 | SEG21 | -3199 | $\boldsymbol{r}$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{y}$ |
| :---: | :---: | :---: | :---: |
| 161 | SEG22 | -3127 | -1246 |
| 162 | SEG23 | -3055 |  |
| 163 | SEG24 | -2983 |  |
| 164 | SEG25 | -2912 |  |
| 165 | SEG26 | -2840 |  |
| 166 | SEG27 | -2768 |  |
| 167 | SEG28 | -2696 |  |
| 168 | SEG29 | -2624 |  |
| 169 | SEG30 | -2552 |  |
| 170 | SEG31 | -2480 |  |
| 171 | SEG32 | -2408 |  |
| 172 | SEG33 | -2336 |  |
| 173 | SEG34 | -2265 |  |
| 174 | SEG35 | -2193 |  |
| 175 | SEG36 | -2121 |  |
| 176 | SEG37 | -2049 |  |
| 177 | SEG38 | -1977 |  |
| 178 | SEG39 | -1905 |  |
| 179 | SEG40 | -1833 |  |
| 180 | SEG41 | -1761 |  |
| 181 | SEG42 | -1689 |  |
| 182 | SEG43 | -1618 |  |
| 183 | SEG44 | -1546 |  |
| 184 | SEG45 | -1474 |  |
| 185 | SEG46 | -1402 |  |
| 186 | SEG47 | -1330 |  |
| 187 | SEG48 | -1258 |  |
| 188 | SEG49 | -1186 |  |
| 189 | SEG50 | -1114 |  |
| 190 | SEG51 | -1042 |  |
| 191 | SEG52 | -971 |  |
| 192 | SEG53 | -899 |  |
| 193 | SEG54 | -827 |  |
| 194 | SEG55 | -755 |  |
| 195 | SEG56 | -683 |  |
| 196 | SEG57 | -611 |  |
| 197 | SEG58 | -539 |  |
| 198 | SEG59 | -467 |  |
| 199 | SEG60 | -395 |  |
| 200 | SEG61 | -324 |  |
|  |  |  |  |


| PAD <br> No. | PIN | Name | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: |
| 201 | SEG62 | -252 | $\mathbf{Y}$ |
| 202 | SEG63 | -180 |  |
| 203 | SEG64 | -108 |  |
| 204 | SEG65 | -36 |  |
| 205 | SEG66 | 36 |  |
| 206 | SEG67 | 108 |  |
| 207 | SEG68 | 180 |  |
| 208 | SEG69 | 252 |  |
| 209 | SEG70 | 324 |  |
| 210 | SEG71 | 395 |  |
| 211 | SEG72 | 467 |  |
| 212 | SEG73 | 539 |  |
| 213 | SEG74 | 611 |  |
| 214 | SEG75 | 683 |  |
| 215 | SEG76 | 755 |  |
| 216 | SEG77 | 827 |  |
| 217 | SEG78 | 899 |  |
| 218 | SEG79 | 971 |  |
| 219 | SEG80 | 1042 |  |
| 220 | SEG81 | 1114 |  |
| 221 | SEG82 | 1186 |  |
| 222 | SEG83 | 1258 |  |
| 223 | SEG84 | 1330 |  |
| 224 | SEG85 | 1402 |  |
| 225 | SEG86 | 1474 |  |
| 226 | SEG87 | 1546 |  |
| 227 | SEG88 | 1618 |  |
| 228 | SEG89 | 1689 |  |
| 229 | SEG90 | 1761 |  |
| 230 | SEG91 | 1833 |  |
| 231 | SEG92 | 1905 |  |
| 232 | SEG93 | 1977 |  |
| 233 | SEG94 | 2049 |  |
| 234 | SEG95 | 2121 |  |
| 235 | SEG96 | 2193 |  |
| 236 | SEG97 | 2265 |  |
| 237 | SEG98 | 2336 |  |
| 238 | SEG99 | 2408 |  |
| 239 | SEG100 | 2480 |  |
| 240 | SEG101 | 2552 |  |
|  |  |  |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{y}$ |
| :---: | :---: | :---: | :---: |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 |  |
| 243 | SEG104 | 2768 |  |
| 244 | SEG105 | 2840 |  |
| 245 | SEG106 | 2912 |  |
| 246 | SEG107 | 2983 |  |
| 247 | SEG108 | 3055 |  |
| 248 | SEG109 | 3127 |  |
| 249 | SEG110 | 3199 |  |
| 250 | SEG111 | 3271 |  |
| 251 | SEG112 | 3343 |  |
| 252 | SEG113 | 3415 |  |
| 253 | SEG114 | 3487 |  |
| 254 | SEG115 | 3558 |  |
| 255 | SEG116 | 3630 |  |
| 256 | SEG117 | 3702 |  |
| 257 | SEG118 | 3774 |  |
| 258 | SEG119 | 3846 |  |
| 259 | SEG120 | 3918 |  |
| 260 | SEG121 | 3990 |  |
| 261 | SEG122 | 4062 |  |
| 262 | SEG123 | 4134 |  |
| 263 | SEG124 | 4206 |  |
| 264 | SEG125 | 4277 |  |
| 265 | SEG126 | 4349 |  |
| 266 | SEG127 | 4421 |  |
| 267 | SEG128 | 4493 |  |
| 268 | SEG129 | 4565 |  |
| 269 | SEG130 | 4637 |  |
| 270 | SEG131 | 4709 |  |
| 271 | (NC) | 4781 |  |
| 272 | (NC) | 4853 |  |
| 273 | (NC) | 4924 |  |
| 274 | (NC) | 5009 | $\downarrow$ |
| 275 | (NC) | 5252 | -1248 |
| 276 | (NC) |  | -1163 |
| 277 | (NC) |  | -1090 |
| 278 | COM24 |  | -1018 |
| 279 | (NC) |  | -945 |
| 280 | COM25 | $\boldsymbol{v}$ | -872 |
|  |  |  |  |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 281 | (NC) | 5252 | -800 |
| 282 | COM26 |  | -727 |
| 283 | COM27 |  | -654 |
| 284 | COM28 |  | -581 |
| 285 | COM29 |  | -509 |
| 286 | COM30 |  | -436 |
| 287 | COM31 |  | -363 |
| 288 | COM32 |  | -291 |
| 289 | COM33 |  | -218 |
| 290 | COM34 |  | -145 |
| 291 | COM35 |  | -73 |
| 292 | COM36 |  | 0 |
| 293 | COM37 |  | 73 |
| 294 | COM38 |  | 145 |
| 295 | COM39 |  | 218 |
| 296 | COM40 |  | 291 |
| 297 | COM41 |  | 363 |
| 298 | COM42 |  | 436 |
| 299 | COM43 |  | 509 |
| 300 | COM44 |  | 581 |
| 301 | COM45 |  | 654 |
| 302 | COM46 |  | 727 |
| 303 | (NC) |  | 799 |
| 304 | COM47 |  | 872 |
| 305 | (NC) |  | 945 |
| 306 | COMS |  | 1017 |
| 307 | (NC) |  | 1090 |
| 308 | (NC) |  | 1163 |
| 309 | (NC) | $\nabla$ | 1248 |

SED1567*** Pad Center Coordinates
Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4973 | 1246 |
| 2 | FRS | 4853 |  |
| 3 | FR | 4734 |  |
| 4 | CL | 4614 |  |
| 5 | DOF | 4494 |  |
| 6 | TEST0 | 4375 |  |
| 7 | Vss | 4255 |  |
| 8 | CS1 | 4136 |  |
| 9 | CS2 | 4016 |  |
| 10 | VDD | 3896 |  |
| 11 | RES | 3777 |  |
| 12 | A0 | 3657 |  |
| 13 | Vss | 3538 |  |
| 14 | WR, R/W | 3418 |  |
| 15 | RD, E | 3298 |  |
| 16 | VDD | 3179 |  |
| 17 | D0 | 3059 |  |
| 18 | D1 | 2940 |  |
| 19 | D2 | 2820 |  |
| 20 | D3 | 2700 |  |
| 21 | D4 | 2581 |  |
| 22 | D5 | 2461 |  |
| 23 | D6, SCL | 2342 |  |
| 24 | D7, SI | 2222 |  |
| 25 | (NC) | 2119 |  |
| 26 | VDD | 2030 |  |
| 27 | VDD | 1941 |  |
| 28 | VDD | 1852 |  |
| 29 | VDD | 1763 |  |
| 30 | Vss | 1674 |  |
| 31 | Vss | 1585 |  |
| 32 | Vss | 1496 |  |
| 33 | Vss2 | 1407 |  |
| 34 | VSs2 | 1318 |  |
| 35 | VSs2 | 1229 |  |
| 36 | Vss2 | 1140 |  |
| 37 | (NC) | 1051 |  |
| 38 | Vout | 962 |  |
| 39 | Vout | 873 |  |
| 40 | CAP3- | 784 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 41 | CAP3- | 695 | 1246 |
| 42 | (NC) | 605 |  |
| 43 | CAP1+ | 516 |  |
| 44 | CAP1+ | 427 |  |
| 45 | CAP1- | 338 |  |
| 46 | CAP1- | 249 |  |
| 47 | CAP2- | 160 |  |
| 48 | CAP2- | 71 |  |
| 49 | CAP2+ | -18 |  |
| 50 | CAP2+ | -107 |  |
| 51 | VSS | -196 |  |
| 52 | VSS | -285 |  |
| 53 | VRS | -374 |  |
| 54 | VRS | -463 |  |
| 55 | VDD | -552 |  |
| 56 | VDD | -641 |  |
| 57 | V1 | -730 |  |
| 58 | V1 | -819 |  |
| 59 | V2 | -908 |  |
| 60 | V2 | -997 |  |
| 61 | (NC) | -1086 |  |
| 62 | V3 | -1176 |  |
| 63 | V3 | -1265 |  |
| 64 | V4 | -1354 |  |
| 65 | V4 | -1443 |  |
| 66 | V5 | -1532 |  |
| 67 | V5 | -1621 |  |
| 68 | (NC) | -1710 |  |
| 69 | VR | -1799 |  |
| 70 | VR | -1888 |  |
| 71 | VDD | -1977 |  |
| 72 | VDD | -2066 |  |
| 73 | TEST1 | -2155 |  |
| 74 | TEST1 | -2244 |  |
| 75 | TEST2 | -2333 |  |
| 76 | TEST2 | -2422 |  |
| 77 | (NC) | -2511 |  |
| 78 | TEST3 | -2600 |  |
| 79 | TEST3 | -2689 |  |
| 80 | TEST4 | -2778 | $\downarrow$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 81 | TEST4 | -2867 | 1246 |
| 82 | (NC) | -2957 |  |
| 83 | VDD | -3059 |  |
| 84 | M/S | -3179 |  |
| 85 | CLS | -3298 |  |
| 86 | Vss | -3418 |  |
| 87 | C86 | -3538 |  |
| 88 | P/S | -3657 |  |
| 89 | VDD | -3777 |  |
| 90 | HPM | -3896 |  |
| 91 | Vss | -4016 |  |
| 92 | IRS | -4136 |  |
| 93 | VDD | -4255 |  |
| 94 | TEST5 | -4375 |  |
| 95 | TEST6 | -4494 |  |
| 96 | TEST7 | -4614 |  |
| 97 | TEST8 | -4734 |  |
| 98 | TEST9 | -4853 |  |
| 99 | (NC) | -4973 | $\downarrow$ |
| 100 | (NC) | -5252 | 1248 |
| 101 | COM15 |  | 1163 |
| 102 | COM15 |  | 1090 |
| 103 | COM14 |  | 1017 |
| 104 | COM14 |  | 945 |
| 105 | COM13 |  | 872 |
| 106 | COM13 |  | 799 |
| 107 | COM12 |  | 727 |
| 108 | COM12 |  | 654 |
| 109 | COM11 |  | 581 |
| 110 | COM11 |  | 509 |
| 111 | COM10 |  | 436 |
| 112 | COM10 |  | 363 |
| 113 | COM9 |  | 291 |
| 114 | COM9 |  | 218 |
| 115 | COM8 |  | 145 |
| 116 | COM8 |  | 73 |
| 117 | COM7 |  | 0 |
| 118 | COM7 |  | -73 |
| 119 | COM6 |  | -145 |
| 120 | COM6 | $\boldsymbol{v}$ | -218 |
|  |  |  |  |

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 121 | COM5 | -5252 | -291 |
| 122 | COM5 |  | -363 |
| 123 | COM4 |  | -436 |
| 124 | COM4 |  | -509 |
| 125 | COM3 |  | -581 |
| 126 | COM3 |  | -654 |
| 127 | COM2 |  | -727 |
| 128 | COM2 |  | -800 |
| 129 | COM1 |  | -872 |
| 130 | COM1 |  | -945 |
| 131 | COM0 |  | -1018 |
| 132 | COM0 |  | -1090 |
| 133 | COMS |  | -1163 |
| 134 | (NC) | -1248 |  |
| 135 | (NC) | -5009 | -1246 |
| 136 | (NC) | -4924 |  |
| 137 | (NC) | -4853 |  |
| 138 | (NC) | -4781 |  |
| 139 | SEG0 | -4709 |  |
| 140 | SEG1 | -4637 |  |
| 141 | SEG2 | -4565 |  |
| 142 | SEG3 | -4493 |  |
| 143 | SEG4 | -4421 |  |
| 144 | SEG5 | -4349 |  |
| 145 | SEG6 | -4277 |  |
| 146 | SEG7 | -4206 |  |
| 147 | SEG8 | -4134 |  |
| 148 | SEG9 | -4062 |  |
| 149 | SEG10 | -3990 |  |
| 150 | SEG11 | -3918 |  |
| 151 | SEG12 | -3846 |  |
| 152 | SEG13 | -3774 |  |
| 153 | SEG14 | -3702 |  |
| 154 | SEG15 | -3630 |  |
| 155 | SEG16 | -3559 |  |
| 156 | SEG17 | -3487 |  |
| 157 | SEG18 | -3415 |  |
| 158 | SEG19 | -3343 |  |
| 159 | SEG20 | -3271 |  |
| 160 | SEG21 | -3199 | $\boldsymbol{v}$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 161 | SEG22 | -3127 | -1246 |
| 162 | SEG23 | -3055 |  |
| 163 | SEG24 | -2983 |  |
| 164 | SEG25 | -2912 |  |
| 165 | SEG26 | -2840 |  |
| 166 | SEG27 | -2768 |  |
| 167 | SEG28 | -2696 |  |
| 168 | SEG29 | -2624 |  |
| 169 | SEG30 | -2552 |  |
| 170 | SEG31 | -2480 |  |
| 171 | SEG32 | -2408 |  |
| 172 | SEG33 | -2336 |  |
| 173 | SEG34 | -2265 |  |
| 174 | SEG35 | -2193 |  |
| 175 | SEG36 | -2121 |  |
| 176 | SEG37 | -2049 |  |
| 177 | SEG38 | -1977 |  |
| 178 | SEG39 | -1905 |  |
| 179 | SEG40 | -1833 |  |
| 180 | SEG41 | -1761 |  |
| 181 | SEG42 | -1689 |  |
| 182 | SEG43 | -1618 |  |
| 183 | SEG44 | -1546 |  |
| 184 | SEG45 | -1474 |  |
| 185 | SEG46 | -1402 |  |
| 186 | SEG47 | -1330 |  |
| 187 | SEG48 | -1258 |  |
| 188 | SEG49 | -1186 |  |
| 189 | SEG50 | -1114 |  |
| 190 | SEG51 | -1042 |  |
| 191 | SEG52 | -971 |  |
| 192 | SEG53 | -899 |  |
| 193 | SEG54 | -827 |  |
| 194 | SEG55 | -755 |  |
| 195 | SEG56 | -683 |  |
| 196 | SEG57 | -611 |  |
| 197 | SEG58 | -539 |  |
| 198 | SEG59 | -467 |  |
| 199 | SEG60 | -395 |  |
| 200 | SEG61 | -324 |  |
|  |  |  |  |


| PAD <br> No. | PIN | Name | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{2 0 1}$ | SEG62 | -252 | -1246 |
| 202 | SEG63 | -180 |  |
| 203 | SEG64 | -108 |  |
| 204 | SEG65 | -36 |  |
| 205 | SEG66 | 36 |  |
| 206 | SEG67 | 108 |  |
| 207 | SEG68 | 180 |  |
| 208 | SEG69 | 252 |  |
| 209 | SEG70 | 324 |  |
| 210 | SEG71 | 395 |  |
| 211 | SEG72 | 467 |  |
| 212 | SEG73 | 539 |  |
| 213 | SEG74 | 611 |  |
| 214 | SEG75 | 683 |  |
| 215 | SEG76 | 755 |  |
| 216 | SEG77 | 827 |  |
| 217 | SEG78 | 899 |  |
| 218 | SEG79 | 971 |  |
| 219 | SEG80 | 1042 |  |
| 220 | SEG81 | 1114 |  |
| 221 | SEG82 | 1186 |  |
| 222 | SEG83 | 1258 |  |
| 223 | SEG84 | 1330 |  |
| 224 | SEG85 | 1402 |  |
| 225 | SEG86 | 1474 |  |
| 226 | SEG87 | 1546 |  |
| 227 | SEG88 | 1618 |  |
| 228 | SEG89 | 1689 |  |
| 229 | SEG90 | 1761 |  |
| 230 | SEG91 | 1833 |  |
| 231 | SEG92 | 1905 |  |
| 232 | SEG93 | 1977 |  |
| 233 | SEG94 | 2049 |  |
| 234 | SEG95 | 2121 |  |
| 235 | SEG96 | 2193 |  |
| 236 | SEG97 | 2265 |  |
| 237 | SEG98 | 2336 |  |
| 238 | SEG99 | 2408 |  |
| 239 | SEG100 | 2480 |  |
| 240 | SEG101 | 2552 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 |  |
| 243 | SEG104 | 2768 |  |
| 244 | SEG105 | 2840 |  |
| 245 | SEG106 | 2912 |  |
| 246 | SEG107 | 2983 |  |
| 247 | SEG108 | 3055 |  |
| 248 | SEG109 | 3127 |  |
| 249 | SEG110 | 3199 |  |
| 250 | SEG111 | 3271 |  |
| 251 | SEG112 | 3343 |  |
| 252 | SEG113 | 3415 |  |
| 253 | SEG114 | 3487 |  |
| 254 | SEG115 | 3558 |  |
| 255 | SEG116 | 3630 |  |
| 256 | SEG117 | 3702 |  |
| 257 | SEG118 | 3774 |  |
| 258 | SEG119 | 3846 |  |
| 259 | SEG120 | 3918 |  |
| 260 | SEG121 | 3990 |  |
| 261 | SEG122 | 4062 |  |
| 262 | SEG123 | 4134 |  |
| 263 | SEG124 | 4206 |  |
| 264 | SEG125 | 4277 |  |
| 265 | SEG126 | 4349 |  |
| 266 | SEG127 | 4421 |  |
| 267 | SEG128 | 4493 |  |
| 268 | SEG129 | 4565 |  |
| 269 | SEG130 | 4637 |  |
| 270 | SEG131 | 4709 |  |
| 271 | (NC) | 4781 |  |
| 272 | (NC) | 4853 |  |
| 273 | (NC) | 4924 |  |
| 274 | (NC) | 5009 | $\downarrow$ |
| 275 | (NC) | 5252 | -1248 |
| 276 | COM16 |  | -1163 |
| 277 | COM16 |  | -1090 |
| 278 | COM17 |  | -1018 |
| 279 | COM17 |  | -945 |
| 280 | COM18 | $\downarrow$ | -872 |
|  |  |  |  |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 281 | COM18 | 5252 | -800 |
| 282 | COM19 |  | -727 |
| 283 | COM19 |  | -654 |
| 284 | COM20 |  | -581 |
| 285 | COM20 |  | -509 |
| 286 | COM21 |  | -436 |
| 287 | COM21 |  | -363 |
| 288 | COM22 |  | -291 |
| 289 | COM22 |  | -218 |
| 290 | COM23 |  | -145 |
| 291 | COM23 |  | -73 |
| 292 | COM24 |  | 0 |
| 293 | COM24 |  | 73 |
| 294 | COM25 |  | 145 |
| 295 | COM25 |  | 218 |
| 296 | COM26 |  | 291 |
| 297 | COM26 |  | 363 |
| 298 | COM27 |  | 436 |
| 299 | COM27 |  | 509 |
| 300 | COM28 |  | 581 |
| 301 | COM28 |  | 654 |
| 302 | COM29 |  | 727 |
| 303 | COM29 |  | 799 |
| 304 | COM30 |  | 872 |
| 305 | COM30 |  | 945 |
| 306 | COM31 |  | 1017 |
| 307 | COM31 |  | 1090 |
| 308 | COMS |  | 1163 |
| 309 | (NC) | $\checkmark$ | 1248 |

## SED1568*** Pad Center Coordinates

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4973 | 1246 |
| 2 | FRS | 4853 |  |
| 3 | FR | 4734 |  |
| 4 | CL | 4614 |  |
| 5 | DOF | 4494 |  |
| 6 | TEST0 | 4375 |  |
| 7 | Vss | 4255 |  |
| 8 | CS1 | 4136 |  |
| 9 | CS2 | 4016 |  |
| 10 | VDD | 3896 |  |
| 11 | RES | 3777 |  |
| 12 | AO | 3657 |  |
| 13 | Vss | 3538 |  |
| 14 | WR, R/W | 3418 |  |
| 15 | RD, E | 3298 |  |
| 16 | VDD | 3179 |  |
| 17 | D0 | 3059 |  |
| 18 | D1 | 2940 |  |
| 19 | D2 | 2820 |  |
| 20 | D3 | 2700 |  |
| 21 | D4 | 2581 |  |
| 22 | D5 | 2461 |  |
| 23 | D6, SCL | 2342 |  |
| 24 | D7, SI | 2222 |  |
| 25 | (NC) | 2119 |  |
| 26 | VDD | 2030 |  |
| 27 | VDD | 1941 |  |
| 28 | VDD | 1852 |  |
| 29 | VDD | 1763 |  |
| 30 | Vss | 1674 |  |
| 31 | Vss | 1585 |  |
| 32 | Vss | 1496 |  |
| 33 | VSs2 | 1407 |  |
| 34 | Vss2 | 1318 |  |
| 35 | Vss2 | 1229 |  |
| 36 | Vss2 | 1140 |  |
| 37 | (NC) | 1051 |  |
| 38 | Vout | 962 |  |
| 39 | Vout | 873 |  |
| 40 | CAP3- | 784 | $\boldsymbol{v}$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 41 | CAP3- | 695 | 1246 |
| 42 | (NC) | 605 |  |
| 43 | CAP1+ | 516 |  |
| 44 | CAP1+ | 427 |  |
| 45 | CAP1- | 338 |  |
| 46 | CAP1- | 249 |  |
| 47 | CAP2- | 160 |  |
| 48 | CAP2- | 71 |  |
| 49 | CAP2+ | -18 |  |
| 50 | CAP2+ | -107 |  |
| 51 | VSs | -196 |  |
| 52 | Vss | -285 |  |
| 53 | VRS | -374 |  |
| 54 | VRS | -463 |  |
| 55 | VDD | -552 |  |
| 56 | VDD | -641 |  |
| 57 | V1 | -730 |  |
| 58 | V1 | -819 |  |
| 59 | V2 | -908 |  |
| 60 | V2 | -997 |  |
| 61 | (NC) | -1086 |  |
| 62 | V3 | -1176 |  |
| 63 | V3 | -1265 |  |
| 64 | V4 | -1354 |  |
| 65 | V4 | -1443 |  |
| 66 | V5 | -1532 |  |
| 67 | V5 | -1621 |  |
| 68 | (NC) | -1710 |  |
| 69 | VR | -1799 |  |
| 70 | VR | -1888 |  |
| 71 | VDD | -1977 |  |
| 72 | VDD | -2066 |  |
| 73 | TEST1 | -2155 |  |
| 74 | TEST1 | -2244 |  |
| 75 | TEST2 | -2333 |  |
| 76 | TEST2 | -2422 |  |
| 77 | (NC) | -2511 |  |
| 78 | TEST3 | -2600 |  |
| 79 | TEST3 | -2689 |  |
| 80 | TEST4 | -2778 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 81 | TEST4 | -2867 | 1246 |
| 82 | (NC) | -2957 |  |
| 83 | VDD | -3059 |  |
| 84 | M/S | -3179 |  |
| 85 | CLS | -3298 |  |
| 86 | Vss | -3418 |  |
| 87 | C86 | -3538 |  |
| 88 | P/S | -3657 |  |
| 89 | VDD | -3777 |  |
| 90 | HPM | -3896 |  |
| 91 | Vss | -4016 |  |
| 92 | IRS | -4136 |  |
| 93 | VDD | -4255 |  |
| 94 | TEST5 | -4375 |  |
| 95 | TEST6 | -4494 |  |
| 96 | TEST7 | -4614 |  |
| 97 | TEST8 | -4734 |  |
| 98 | TEST9 | -4853 |  |
| 99 | (NC) | -4973 | $\downarrow$ |
| 100 | (NC) | -5252 | 1248 |
| 101 | (NC) |  | 1163 |
| 102 | COM26 |  | 1090 |
| 103 | (NC) |  | 1017 |
| 104 | COM25 |  | 945 |
| 105 | COM25 |  | 872 |
| 106 | COM23 |  | 799 |
| 107 | COM22 |  | 727 |
| 108 | COM21 |  | 654 |
| 109 | COM20 |  | 581 |
| 110 | COM19 |  | 509 |
| 111 | COM18 |  | 436 |
| 112 | COM17 |  | 363 |
| 113 | COM16 |  | 291 |
| 114 | COM15 |  | 218 |
| 115 | COM14 |  | 145 |
| 116 | COM13 |  | 73 |
| 117 | COM12 |  | 0 |
| 118 | COM11 |  | -73 |
| 119 | COM10 |  | -145 |
| 120 | COM9 | $\downarrow$ | -218 |
|  |  |  |  |

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 121 | COM8 | -5252 | -291 |
| 122 | COM7 |  | -363 |
| 123 | COM6 |  | -436 |
| 124 | COM5 |  | -509 |
| 125 | COM4 |  | -581 |
| 126 | COM3 |  | -654 |
| 127 | COM2 |  | -727 |
| 128 | COM1 |  | -800 |
| 129 | (NC) |  | -872 |
| 130 | COM0 |  | -945 |
| 131 | (NC) |  | -1018 |
| 132 | COMS |  | -1090 |
| 133 | (NC) |  | -1163 |
| 134 | (NC) | $\mathbf{r}$ | -1248 |
| 135 | (NC) | -5009 | -1246 |
| 136 | (NC) | -4924 |  |
| 137 | (NC) | -4853 |  |
| 138 | (NC) | -4781 |  |
| 139 | SEG0 | -4709 |  |
| 140 | SEG1 | -4637 |  |
| 141 | SEG2 | -4565 |  |
| 142 | SEG3 | -4493 |  |
| 143 | SEG4 | -4421 |  |
| 144 | SEG5 | -4349 |  |
| 145 | SEG6 | -4277 |  |
| 146 | SEG7 | -4206 |  |
| 147 | SEG8 | -4134 |  |
| 148 | SEG9 | -4062 |  |
| 149 | SEG10 | -3990 |  |
| 150 | SEG11 | -3918 |  |
| 151 | SEG12 | -3846 |  |
| 152 | SEG13 | -3774 |  |
| 153 | SEG14 | -3702 |  |
| 154 | SEG15 | -3630 |  |
| 155 | SEG16 | -3559 |  |
| 156 | SEG17 | -3487 |  |
| 157 | SEG18 | -3415 |  |
| 158 | SEG19 | -3343 |  |
| 159 | SEG20 | -3271 |  |
| 160 | SEG21 | -3199 | $\boldsymbol{l}$ |
|  |  |  |  |


| PAD <br> No. | PIN | Name | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: |
| 161 | SEG22 | -3127 | $\mathbf{Y}$ |
| 162 | SEG23 | -3055 |  |
| 163 | SEG24 | -2983 |  |
| 164 | SEG25 | -2912 |  |
| 165 | SEG26 | -2840 |  |
| 166 | SEG27 | -2768 |  |
| 167 | SEG28 | -2696 |  |
| 168 | SEG29 | -2624 |  |
| 169 | SEG30 | -2552 |  |
| 170 | SEG31 | -2480 |  |
| 171 | SEG32 | -2408 |  |
| 172 | SEG33 | -2336 |  |
| 173 | SEG34 | -2265 |  |
| 174 | SEG35 | -2193 |  |
| 175 | SEG36 | -2121 |  |
| 176 | SEG37 | -2049 |  |
| 177 | SEG38 | -1977 |  |
| 178 | SEG39 | -1905 |  |
| 179 | SEG40 | -1833 |  |
| 180 | SEG41 | -1761 |  |
| 181 | SEG42 | -1689 |  |
| 182 | SEG43 | -1618 |  |
| 183 | SEG44 | -1546 |  |
| 184 | SEG45 | -1474 |  |
| 185 | SEG46 | -1402 |  |
| 186 | SEG47 | -1330 |  |
| 187 | SEG48 | -1258 |  |
| 188 | SEG49 | -186 |  |
| 189 | SEG50 | -1114 |  |
| 190 | SEG51 | -1042 |  |
| 191 | SEG52 | -971 |  |
| 192 | SEG53 | -899 |  |
| 193 | SEG54 | -827 |  |
| 194 | SEG55 | -755 |  |
| 195 | SEG56 | -683 |  |
| 196 | SEG57 | -611 |  |
| 197 | SEG58 | -539 |  |
| 198 | SEG59 | -467 |  |
| 199 | SEG60 | -395 |  |
| 200 | SEG61 | -324 | $\mathbf{}$ |
|  |  |  |  |


| PAD |  |  |  |
| :---: | :---: | :---: | :---: |
| No. | PIN | Name | X |
| 201 | SEG62 | -252 | -1246 |
| 202 | SEG63 | -180 |  |
| 203 | SEG64 | -108 |  |
| 204 | SEG65 | -36 |  |
| 205 | SEG66 | 36 |  |
| 206 | SEG67 | 108 |  |
| 207 | SEG68 | 180 |  |
| 208 | SEG69 | 252 |  |
| 209 | SEG70 | 324 |  |
| 210 | SEG71 | 395 |  |
| 211 | SEG72 | 467 |  |
| 212 | SEG73 | 539 |  |
| 213 | SEG74 | 611 |  |
| 214 | SEG75 | 683 |  |
| 215 | SEG76 | 755 |  |
| 216 | SEG77 | 827 |  |
| 217 | SEG78 | 899 |  |
| 218 | SEG79 | 971 |  |
| 219 | SEG80 | 1042 |  |
| 220 | SEG81 | 1114 |  |
| 221 | SEG82 | 1186 |  |
| 222 | SEG83 | 1258 |  |
| 223 | SEG84 | 1330 |  |
| 224 | SEG85 | 1402 |  |
| 225 | SEG86 | 1474 |  |
| 226 | SEG87 | 1546 |  |
| 227 | SEG88 | 1618 |  |
| 228 | SEG89 | 1689 |  |
| 229 | SEG90 | 1761 |  |
| 230 | SEG91 | 1833 |  |
| 231 | SEG92 | 1905 |  |
| 232 | SEG93 | 1977 |  |
| 233 | SEG94 | 2049 |  |
| 234 | SEG95 | 2121 |  |
| 235 | SEG96 | 2193 |  |
| 236 | SEG97 | 2265 |  |
| 237 | SEG98 | 2336 |  |
| 238 | SEG99 | 2408 |  |
| 239 | SEG100 | 2480 |  |
| 240 | SEG101 | 2552 |  |
|  |  |  |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 |  |
| 243 | SEG104 | 2768 |  |
| 244 | SEG105 | 2840 |  |
| 245 | SEG106 | 2912 |  |
| 246 | SEG107 | 2983 |  |
| 247 | SEG108 | 3055 |  |
| 248 | SEG109 | 3127 |  |
| 249 | SEG110 | 3199 |  |
| 250 | SEG111 | 3271 |  |
| 251 | SEG112 | 3343 |  |
| 252 | SEG113 | 3415 |  |
| 253 | SEG114 | 3487 |  |
| 254 | SEG115 | 3558 |  |
| 255 | SEG116 | 3630 |  |
| 256 | SEG117 | 3702 |  |
| 257 | SEG118 | 3774 |  |
| 258 | SEG119 | 3846 |  |
| 259 | SEG120 | 3918 |  |
| 260 | SEG121 | 3990 |  |
| 261 | SEG122 | 4062 |  |
| 262 | SEG123 | 4134 |  |
| 263 | SEG124 | 4206 |  |
| 264 | SEG125 | 4277 |  |
| 265 | SEG126 | 4349 |  |
| 266 | SEG127 | 4421 |  |
| 267 | SEG128 | 4493 |  |
| 268 | SEG129 | 4565 |  |
| 269 | SEG130 | 4637 |  |
| 270 | SEG131 | 4709 |  |
| 271 | (NC) | 4781 |  |
| 272 | (NC) | 4853 |  |
| 273 | (NC) | 4924 |  |
| 274 | (NC) | 5009 | $\nabla$ |
| 275 | (NC) | 5252 | -1248 |
| 276 | (NC) |  | -1163 |
| 277 | COM27 |  | -1090 |
| 278 | (NC) |  | -1018 |
| 279 | COM28 |  | -945 |
| 280 | (NC) | $\boldsymbol{v}$ | -872 |
|  |  |  |  |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 281 | COM29 | 5252 | -800 |
| 282 | COM30 |  | -727 |
| 283 | COM31 |  | -654 |
| 284 | COM32 |  | -581 |
| 285 | COM33 |  | -509 |
| 286 | COM34 |  | -436 |
| 287 | COM35 |  | -363 |
| 288 | COM36 |  | -291 |
| 289 | COM37 |  | -218 |
| 290 | COM38 |  | -145 |
| 291 | COM39 |  | -73 |
| 292 | COM40 |  | 0 |
| 293 | COM41 |  | 73 |
| 294 | COM42 |  | 145 |
| 295 | COM43 |  | 218 |
| 296 | COM44 |  | 291 |
| 297 | COM45 |  | 363 |
| 298 | COM46 |  | 436 |
| 299 | COM47 |  | 509 |
| 300 | COM48 |  | 581 |
| 301 | COM48 |  | 654 |
| 302 | COM50 |  | 727 |
| 303 | COM51 |  | 799 |
| 304 | COM52 |  | 872 |
| 305 | COM53 |  | 945 |
| 306 | (NC) |  | 1017 |
| 307 | COMS |  | 1090 |
| 308 | (NC) |  | 1163 |
| 309 | (NC) | $\nabla$ | 1248 |

SED1569*** Pad Center Coordinates
Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4973 | 1246 |
| 2 | FRS | 4853 |  |
| 3 | FR | 4734 |  |
| 4 | CL | 4614 |  |
| 5 | DOF | 4494 |  |
| 6 | TEST0 | 4375 |  |
| 7 | Vss | 4255 |  |
| 8 | CS1 | 4136 |  |
| 9 | CS2 | 4016 |  |
| 10 | VDD | 3896 |  |
| 11 | RES | 3777 |  |
| 12 | A0 | 3657 |  |
| 13 | Vss | 3538 |  |
| 14 | WR, R/W | 3418 |  |
| 15 | RD, E | 3298 |  |
| 16 | VDD | 3179 |  |
| 17 | D0 | 3059 |  |
| 18 | D1 | 2940 |  |
| 19 | D2 | 2820 |  |
| 20 | D3 | 2700 |  |
| 21 | D4 | 2581 |  |
| 22 | D5 | 2461 |  |
| 23 | D6, SCL | 2342 |  |
| 24 | D7, SI | 2222 |  |
| 25 | (NC) | 2119 |  |
| 26 | VDD | 2030 |  |
| 27 | VDD | 1941 |  |
| 28 | VDD | 1852 |  |
| 29 | VDD | 1763 |  |
| 30 | Vss | 1674 |  |
| 31 | Vss | 1585 |  |
| 32 | Vss | 1496 |  |
| 33 | Vss2 | 1407 |  |
| 34 | VSs2 | 1318 |  |
| 35 | VSs2 | 1229 |  |
| 36 | Vss2 | 1140 |  |
| 37 | (NC) | 1051 |  |
| 38 | Vout | 962 |  |
| 39 | Vout | 873 |  |
| 40 | CAP3- | 784 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 41 | CAP3- | 695 | 1246 |
| 42 | (NC) | 605 |  |
| 43 | CAP1+ | 516 |  |
| 44 | CAP1+ | 427 |  |
| 45 | CAP1- | 338 |  |
| 46 | CAP1- | 249 |  |
| 47 | CAP2- | 160 |  |
| 48 | CAP2- | 71 |  |
| 49 | CAP2+ | -18 |  |
| 50 | CAP2+ | -107 |  |
| 51 | VSS | -196 |  |
| 52 | VSS | -285 |  |
| 53 | VRS | -374 |  |
| 54 | VRS | -463 |  |
| 55 | VDD | -552 |  |
| 56 | VDD | -641 |  |
| 57 | V1 | -730 |  |
| 58 | V1 | -819 |  |
| 59 | V2 | -908 |  |
| 60 | V2 | -997 |  |
| 61 | (NC) | -1086 |  |
| 62 | V3 | -1176 |  |
| 63 | V3 | -1265 |  |
| 64 | V4 | -1354 |  |
| 65 | V4 | -1443 |  |
| 66 | V5 | -1532 |  |
| 67 | V5 | -1621 |  |
| 68 | (NC) | -1710 |  |
| 69 | VR | -1799 |  |
| 70 | VR | -1888 |  |
| 71 | VDD | -1977 |  |
| 72 | VDD | -2066 |  |
| 73 | TEST1 | -2155 |  |
| 74 | TEST1 | -2244 |  |
| 75 | TEST2 | -2333 |  |
| 76 | TEST2 | -2422 |  |
| 77 | (NC) | -2511 |  |
| 78 | TEST3 | -2600 |  |
| 79 | TEST3 | -2689 |  |
| 80 | TEST4 | -2778 | $\downarrow$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 81 | TEST4 | -2867 | 1246 |
| 82 | (NC) | -2957 |  |
| 83 | VDD | -3059 |  |
| 84 | M/S | -3179 |  |
| 85 | CLS | -3298 |  |
| 86 | Vss | -3418 |  |
| 87 | C86 | -3538 |  |
| 88 | P/S | -3657 |  |
| 89 | VDD | -3777 |  |
| 90 | HPM | -3896 |  |
| 91 | Vss | -4016 |  |
| 92 | IRS | -4136 |  |
| 93 | VDD | -4255 |  |
| 94 | TEST5 | -4375 |  |
| 95 | TEST6 | -4494 |  |
| 96 | TEST7 | -4614 |  |
| 97 | TEST8 | -4734 |  |
| 98 | TEST9 | -4853 |  |
| 99 | (NC) | -4973 | $\downarrow$ |
| 100 | (NC) | -5252 | 1248 |
| 101 | (NC) |  | 1163 |
| 102 | COM25 |  | 1090 |
| 103 | (NC) |  | 1017 |
| 104 | COM24 |  | 945 |
| 105 | (NC) |  | 872 |
| 106 | COM23 |  | 799 |
| 107 | COM22 |  | 727 |
| 108 | COM21 |  | 654 |
| 109 | COM20 |  | 581 |
| 110 | COM19 |  | 509 |
| 111 | COM18 |  | 436 |
| 112 | COM17 |  | 363 |
| 113 | COM16 |  | 291 |
| 114 | COM15 |  | 218 |
| 115 | COM14 |  | 145 |
| 116 | COM13 |  | 73 |
| 117 | COM12 |  | 0 |
| 118 | COM11 |  | -73 |
| 119 | COM10 |  | -145 |
| 120 | COM9 |  | -218 |
|  |  |  |  |

Units: $\mu \mathrm{m}$

| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 121 | COM8 | -5252 | -291 |
| 122 | COM7 |  | -363 |
| 123 | COM6 |  | -436 |
| 124 | COM5 |  | -509 |
| 125 | COM4 |  | -581 |
| 126 | COM3 |  | -654 |
| 127 | COM2 |  | -727 |
| 128 | COM1 |  | -800 |
| 129 | (NC) |  | -872 |
| 130 | COM0 |  | -945 |
| 131 | (NC) |  | -1018 |
| 132 | COMS |  | -1090 |
| 133 | (NC) |  | -1163 |
| 134 | (NC) | -1248 |  |
| 135 | (NC) | -5009 | -1246 |
| 136 | (NC) | -4924 |  |
| 137 | (NC) | -4853 |  |
| 138 | (NC) | -4781 |  |
| 139 | SEG0 | -4709 |  |
| 140 | SEG1 | -4637 |  |
| 141 | SEG2 | -4565 |  |
| 142 | SEG3 | -4493 |  |
| 143 | SEG4 | -4421 |  |
| 144 | SEG5 | -4349 |  |
| 145 | SEG6 | -4277 |  |
| 146 | SEG7 | -4206 |  |
| 147 | SEG8 | -4134 |  |
| 148 | SEG9 | -4062 |  |
| 149 | SEG10 | -3990 |  |
| 150 | SEG11 | -3918 |  |
| 151 | SEG12 | -3846 |  |
| 152 | SEG13 | -3774 |  |
| 153 | SEG14 | -3702 |  |
| 154 | SEG15 | -3630 |  |
| 155 | SEG16 | -3559 |  |
| 156 | SEG17 | -3487 |  |
| 157 | SEG18 | -3415 |  |
| 158 | SEG19 | -3343 |  |
| 159 | SEG20 | -3271 |  |
| 160 | SEG21 | -3199 | $\boldsymbol{v}$ |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 161 | SEG22 | -3127 | -1246 |
| 162 | SEG23 | -3055 |  |
| 163 | SEG24 | -2983 |  |
| 164 | SEG25 | -2912 |  |
| 165 | SEG26 | -2840 |  |
| 166 | SEG27 | -2768 |  |
| 167 | SEG28 | -2696 |  |
| 168 | SEG29 | -2624 |  |
| 169 | SEG30 | -2552 |  |
| 170 | SEG31 | -2480 |  |
| 171 | SEG32 | -2408 |  |
| 172 | SEG33 | -2336 |  |
| 173 | SEG34 | -2265 |  |
| 174 | SEG35 | -2193 |  |
| 175 | SEG36 | -2121 |  |
| 176 | SEG37 | -2049 |  |
| 177 | SEG38 | -1977 |  |
| 178 | SEG39 | -1905 |  |
| 179 | SEG40 | -1833 |  |
| 180 | SEG41 | -1761 |  |
| 181 | SEG42 | -1689 |  |
| 182 | SEG43 | -1618 |  |
| 183 | SEG44 | -1546 |  |
| 184 | SEG45 | -1474 |  |
| 185 | SEG46 | -1402 |  |
| 186 | SEG47 | -1330 |  |
| 187 | SEG48 | -1258 |  |
| 188 | SEG49 | -1186 |  |
| 189 | SEG50 | -1114 |  |
| 190 | SEG51 | -1042 |  |
| 191 | SEG52 | -971 |  |
| 192 | SEG53 | -899 |  |
| 193 | SEG54 | -827 |  |
| 194 | SEG55 | -755 |  |
| 195 | SEG56 | -683 |  |
| 196 | SEG57 | -611 |  |
| 197 | SEG58 | -539 |  |
| 198 | SEG59 | -467 |  |
| 199 | SEG60 | -395 |  |
| 200 | SEG61 | -324 |  |
|  |  |  |  |


| PAD <br> No. | PIN | Name | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{2 0 1}$ | SEG62 | -252 | -1246 |
| 202 | SEG63 | -180 |  |
| 203 | SEG64 | -108 |  |
| 204 | SEG65 | -36 |  |
| 205 | SEG66 | 36 |  |
| 206 | SEG67 | 108 |  |
| 207 | SEG68 | 180 |  |
| 208 | SEG69 | 252 |  |
| 209 | SEG70 | 324 |  |
| 210 | SEG71 | 395 |  |
| 211 | SEG72 | 467 |  |
| 212 | SEG73 | 539 |  |
| 213 | SEG74 | 611 |  |
| 214 | SEG75 | 683 |  |
| 215 | SEG76 | 755 |  |
| 216 | SEG77 | 827 |  |
| 217 | SEG78 | 899 |  |
| 218 | SEG79 | 971 |  |
| 219 | SEG80 | 1042 |  |
| 220 | SEG81 | 1114 |  |
| 221 | SEG82 | 1186 |  |
| 222 | SEG83 | 1258 |  |
| 223 | SEG84 | 1330 |  |
| 224 | SEG85 | 1402 |  |
| 225 | SEG86 | 1474 |  |
| 226 | SEG87 | 1546 |  |
| 227 | SEG88 | 1618 |  |
| 228 | SEG89 | 1689 |  |
| 229 | SEG90 | 1761 |  |
| 230 | SEG91 | 1833 |  |
| 231 | SEG92 | 1905 |  |
| 232 | SEG93 | 1977 |  |
| 233 | SEG94 | 2049 |  |
| 234 | SEG95 | 2121 |  |
| 235 | SEG96 | 2193 |  |
| 236 | SEG97 | 2265 |  |
| 237 | SEG98 | 2336 |  |
| 238 | SEG99 | 2408 |  |
| 239 | SEG100 | 2480 |  |
| 240 | SEG101 | 2552 |  |
|  |  |  |  |


| PAD <br> No. | PIN <br> Name | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 241 | SEG102 | 2624 | -1246 |
| 242 | SEG103 | 2696 |  |
| 243 | SEG104 | 2768 |  |
| 244 | SEG105 | 2840 |  |
| 245 | SEG106 | 2912 |  |
| 246 | SEG107 | 2983 |  |
| 247 | SEG108 | 3055 |  |
| 248 | SEG109 | 3127 |  |
| 249 | SEG110 | 3199 |  |
| 250 | SEG111 | 3271 |  |
| 251 | SEG112 | 3343 |  |
| 252 | SEG113 | 3415 |  |
| 253 | SEG114 | 3487 |  |
| 254 | SEG115 | 3558 |  |
| 255 | SEG116 | 3630 |  |
| 256 | SEG117 | 3702 |  |
| 257 | SEG118 | 3774 |  |
| 258 | SEG119 | 3846 |  |
| 259 | SEG120 | 3918 |  |
| 260 | SEG121 | 3990 |  |
| 261 | SEG122 | 4062 |  |
| 262 | SEG123 | 4134 |  |
| 263 | SEG124 | 4206 |  |
| 264 | SEG125 | 4277 |  |
| 265 | SEG126 | 4349 |  |
| 266 | SEG127 | 4421 |  |
| 267 | SEG128 | 4493 |  |
| 268 | SEG129 | 4565 |  |
| 269 | SEG130 | 4637 |  |
| 270 | SEG131 | 4709 |  |
| 271 | (NC) | 4781 |  |
| 272 | (NC) | 4853 |  |
| 273 | (NC) | 4924 |  |
| 274 | (NC) | 5009 | $\downarrow$ |
| 275 | (NC) | 5252 | -1248 |
| 276 | (NC) |  | -1163 |
| 277 | COM26 |  | -1090 |
| 278 | (NC) |  | -1018 |
| 279 | COM27 |  | -945 |
| 280 | (NC) | $\downarrow$ | -872 |
|  |  |  |  |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 281 | COM28 | 5252 | -800 |
| 282 | COM29 |  | -727 |
| 283 | COM30 |  | -654 |
| 284 | COM31 |  | -581 |
| 285 | COM32 |  | -509 |
| 286 | COM33 |  | -436 |
| 287 | COM34 |  | -363 |
| 288 | COM35 |  | -291 |
| 289 | COM36 |  | -218 |
| 290 | COM37 |  | -145 |
| 291 | COM38 |  | -73 |
| 292 | COM39 |  | 0 |
| 293 | COM40 |  | 73 |
| 294 | COM41 |  | 145 |
| 295 | COM42 |  | 218 |
| 296 | COM43 |  | 291 |
| 297 | COM44 |  | 363 |
| 298 | COM45 |  | 436 |
| 299 | COM46 |  | 509 |
| 300 | COM47 |  | 581 |
| 301 | COM48 |  | 654 |
| 302 | COM49 |  | 727 |
| 303 | COM50 |  | 799 |
| 304 | (NC) |  | 872 |
| 305 | COM51 |  | 945 |
| 306 | (NC) |  | 1017 |
| 307 | COMS |  | 1090 |
| 308 | (NC) |  | 1163 |
| 309 | (NC) | $\nabla$ | 1248 |

## 5. PIN DESCRIPTIONS

## Power Supply Pins

| Pin Name | I/O | Function |  |  |  |  |  | No. of Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VdD | Power Supply | Shared with the MPU power supply terminal Vcc. |  |  |  |  |  | 13 |
| Vss | Power Supply | This is a 0 V terminal connected to the system GND. |  |  |  |  |  | 9 |
| Vss2 | Power Supply | This is the reference power supply for the step-up voltage circuit for the liquid crystal drive. |  |  |  |  |  | 4 |
| VRS | Power Supply | This is the externally-input VREG power supply for the LCD power supply voltage regulator. <br> These are only enabled for the models with the VREG external input option. |  |  |  |  |  | 2 |
| $\begin{aligned} & \mathrm{V}_{1}, \mathrm{~V}_{2}, \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4}, \\ & \mathrm{~V}_{5} \end{aligned}$ | Power Supply | This is a multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $V_{D D}\left(=V_{0}\right) \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ <br> Master operation: When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. |  |  |  |  |  | 10 |

## LCD Power Supply Circuit Terminals

| Pin Name | I/O | $\quad$ Function | No. of <br> Pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> the CAP1- terminal. | 2 |
| CAP1- | O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> the CAP1+ terminal. | 2 |
| CAP2+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> the CAP2- terminal. | 2 |
| CAP2- | O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> the CAP2+ terminal. | 2 |
| CAP3- | O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> the CAP1+ terminal. | 2 |
| Vout | I/O | DC/DC voltage converter. Connect a capacitor between this terminal and <br> VSs2. | 2 |
| VR | I | Output voltage regulator terminal. Provides the voltage between VDD and <br> V5 through a resistive voltage divider. <br> These are only enabled when the V5 voltage regulator internal resistors are <br> not used (IRS = LOW). <br> These cannot be used when the V5 voltage regulator internal resistors are <br> used (IRS = HIGH). | 2 |

## System Bus Connection Terminals




## Liquid Crystal Drive Terminals



## Test Terminals

| Pin Name | I/O | Function | No. of <br> Pins |
| :---: | :---: | :--- | :---: |
| TEST0 to 9 | I/O | These are terminals for IC chip testing. <br> TEST0 to 4 and 7 to 9 should be open, TEST 5 and 6 should be fixed to <br> HIGH. | 14 |

Total: 288 pins for the SED1565***.
272 pins for the SED1566***.
256 pins for the SED1567***.
278 pins for the SED1568***.
276 pins for the SED1569***.

## 6. DESCRIPTION OF FUNCTIONS

## The MPU Interface

## Selecting the Interface Type

With the SED1565 Series chips, data transfers are done through an 8-bit bi-directional data bus (D7 to D0) or
through a serial data input (SI). Through selecting the P/ S terminal polarity to the HIGH or LOW it is possible to select either parallel data input or serial data input as shown in Table 1.

| P/S | $\overline{\mathbf{C S 1}}$ | CS2 | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5~D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH: Parallel Input | $\overline{\mathrm{CS1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5~D0 |
| LOW: Serial Input | CS1 | CS2 | A0 | - | - | - | SI | SCL | (HZ) |

"-" indicates fixed to either HIGH or to LOW. HZ is in the state of High Impedance.

## The Parallel Interface

When the parallel interface has been selected ( $\mathrm{P} / \mathrm{S}=$ HIGH ), then it is possible to connect directly to either an

8080-system MPU or a 6800 Series MPU (as shown in Table 2) by selecting the C86 terminal to either HIGH or to LOW.

Table 2

| P/S | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\text { RD }}$ | $\overline{\text { WR }}$ | D7~D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH: 6800 Series MPU Bus | $\overline{\text { CS1 }}$ | CS2 | A0 | E | R/ $\bar{W}$ | D7~D0 |
| LOW: 8080 MPU Bus | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\text { RD }}$ | $\overline{W R}$ | D7~D0 |

Moreover, data bus signals are recognized by a combination of $\mathrm{A} 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals, as shown in Table 3.

Table 3

| Shared | 6800 Series | $\mathbf{8 0 8 0}$ Series |  | Function |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 0 | Write control data (command) |

## The Serial Interface

When the serial interface has been selected ( $\mathrm{P} / \mathrm{S}=$ LOW) then when the chip is in active state ( $\overline{\mathrm{CS} 1}=$ LOW and CS2 $=\mathrm{HIGH}$ ) the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge
of the eighth serial clock for the processing.
The A0 input is used to determine whether or the serial data input is display data or command data; when $\mathrm{A} 0=$ HIGH, the data is display data, and when A0 $=$ LOW then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.
Figure 1 is a serial interface signal chart.


Figure 1

* When the chip is not active, the shift registers and the counter are reset to their initial states.
* Reading is not possible while in serial interface mode.
* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.


## The Chip Select

The SED1565 Series chips have two chip select terminals: $\overline{\mathrm{CS} 1}$ and CS2. The MPU interface or the serial interface is enabled only when $\overline{\mathrm{CS1}}=$ LOW and $\mathrm{CS} 2=\mathrm{HIGH}$.
When the chip select is inactive, D0 to D7 enter a high impedance state, and the $\mathrm{A} 0, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

## Accessing the Display Data RAM and the Internal Registers

Data transfer at a higher speed is ensured since the MPU is required to satisfy the cycle time ( tcYC ) requirement alone in accessing the SED1565 Series. Wait time may not be considered.
And, in the SED1565 Series chips, each time data is sent from the MPU, a type of pipeline process between LSIs
is performed through the bus holder attached to the internal data bus.
For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, then it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM, the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle.
There is a certain restriction in the read sequence of the display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is conducted.
This relationship is shown in Figure 2.

## The Busy Flag

When the busy flag is " 1 " it indicates that the SED1565 Series chip is running internal processes, and at this time no command aside from a status read will be received. The busy flag is outputted to D7 pin with the
read instruction. If the cycle time ( t CYC ) is maintained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.


Figure 2

## Display Data RAM

## Display Data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a $65(8$ page $\times 8$ bit +1$) \times 132$ bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at
the time of display data transfer when multiple SED1565 series chips are used, thus and display structures can be created easily and with a high degree of freedom.
Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).


Figure 3

## The Page Address Circuit

As shown in Figure 6-4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.
Page address $8(\mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0=1,0,0,0)$ is the page for the RAM region used only by the indicators, and only display data D0 is used.

## The Column Addresses

As is shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented $(+1)$ with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementation of column addresses stops with 83 H . Because the column address is independent of the page address, when moving, for example, from page 0 column 83 H to page 1 column 00 H , it is necessary to respecify both the page address and the column address.
Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

## Table 4

| SEG <br> Output | SEG0 |  | SEG 131 |
| :--- | :--- | :--- | :--- |
| ADC "0" | $0(\mathrm{H}) \rightarrow$ | Column Address | $\rightarrow 83(\mathrm{H})$ |
| (D0) "1" | $83(\mathrm{H}) \leftarrow$ | Column Address | $\leftarrow 0(\mathrm{H})$ |

## The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output for SED1565 Series, COM47 output for SED1566 Series, COM31 output for the SED1567 Series, COM53 output for SED1568*** and COM51 output for SED1569***) when the common output mode is reversed. The display area is a 65 line area for the SED 1565 Series, a 49 line are for the SED1566, a 33 line area for the SED1567 Series, 55 line area for the SED1568 Series and 53 line area for the SED1569 Series from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.


Figure 4

## The Display Data Latch Circuit

The display data latch circuit is a latch that temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM.
Because the display normal/reverse status, display ON/ OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

## The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when M/S $=$ HIGH and CLS $=$ HIGH.
When CLS = LOW the oscillation stops, and the display clock is input through the CL terminal.

## Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display.
Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive wave form using a 2 frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.

## Two-frame alternating current drive wave form (SED1565***)



Figure 5

When multiple SED1565 Series chips are used, the slave chips must be supplied the display timing signals (FR, CL, $\overline{\mathrm{DOF}}$ ) from the master chip[s].
Table 5 shows the status of the FR, CL, and $\overline{\mathrm{DOF}}$ signals.

Table 5

| Operating Mode |  |  |  |  |  |  | FR | CL | $\overline{\text { DOF }}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Master $(\mathrm{M} / \mathrm{S}=\mathrm{HIGH})$ The internal oscillator circuit is enabled $(\mathrm{CLS}=\mathrm{HIGH})$ | Output | Output | Output |  |  |  |  |  |  |
|  | The internal oscillator circuit is disabled $(\mathrm{CLS}=\mathrm{LOW})$ | Output | Input | Output |  |  |  |  |  |
| Slave $(\mathrm{M} / \mathrm{S}=\mathrm{LOW})$ | Set the CLS pin to the same level as with the master. | Input | Input | Input <br> Input |  |  |  |  |  |
|  |  | Input | Input | Input |  |  |  |  |  |

## The Common Output Status Select Circuit

In the SED1565 Series chips, the COM output scan direction can be selected by the common output status select command. (See Table 6.) Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

Table 6

| Status | COM Scan Direction |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | SED1565*** | SED1566*** | SED1567*** | SED1568*** | SED1569*** |
| Normal | COM0 $\rightarrow$ COM63 | COM0 $\rightarrow$ COM47 | COM0 $\rightarrow$ COM31 | COM0 $\rightarrow$ COM53 | COM0 $\rightarrow$ COM51 |
| Reverse | COM63 $\rightarrow$ COM0 | COM47 $\rightarrow$ COM0 | COM31 $\rightarrow$ COM0 | COM53 $\rightarrow$ COM0 | COM51 $\rightarrow$ COM0 |

## The Liquid Crystal Driver Circuits

These are a 197 -channel (SED1565 Series), a 181channel (SED1566 Series) multiplexers 165-channel (SED1567 Series), 187-channel (SED1568 Series) and a 185 -channel (SED1569 Series) that generate four voltage levels for driving the liquid crystal. The combination of the display data, the COM scan signal, and the FR signal produces the liquid crystal drive voltage output.
Figure 6 shows examples of the SEG and COM output wave form.


Figure 6

## The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the liquid crystal drivers. They comprise Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation.

The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON of OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 7 shows the Power Control Set Command 3-bit data control function, and Table 8 shows reference combinations.

Table 7 The Control Details of Each Bit of the Power Control Set Command

| Item | Status |  |
| :--- | :---: | :---: |
|  | "1" | "0" |
| D2 Booster circuit control bit | ON | OFF |
| D1 Voltage regulator circuit (V regulator circuit) control bit | ON | OFF |
| D0 Voltage follower circuit (V/F circuit) control bit | ON | OFF |

Table 8 Reference Combinations

| Use Settings | D2 | D1 | D0 | Step-up circuit | V regulator circuit | V/F circuit | External voltage input | Step-up voltage system terminal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) Only the internal power supply is used | 1 | 1 | 1 | 0 | O | O | Vss2 | Used |
| (2) Only the V regulator circuit and the V/F circuit are used | 0 | 1 | 1 | $X$ | O | O | Vout, Vss2 | Open |
| (3) Only the V/F circuit is used | 0 | 0 | 1 | X | X | 0 | V5, Vss2 | Open |
| (4) Only the external power supply is used | 0 | 0 | 0 | X | X | X | $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ | Open |

* The "step-up system terminals" refer CAP1+, CAP1-, CAP2+, CAP2-, and CAP3-.
* While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.


## The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the SED1565 Series chips it is possible to product a Quad step-up, a Triple step-up, and a Double step-up of the VDD - VSS2 voltage levels.
Quad step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, and between Vss2 and Vout, to produce a voltage level in the negative direction at the Vout terminal that is 4 times the voltage level between VdD and Vss2.
Triple step-up: Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2and between Vss2 and Vout, and short between CAP3- and Vout to produce a voltage level in the negative direction at the Vout terminal that is 3 times the voltage difference between VdD and VSS2.

Double step-up: Connect capacitor C1 between CAP1+ and CAP1-, and between VSS2 and Vout, leave CAP2+ open, and short between CAP2-, CAP3- and Vout to produce a voltage in the negative direction at the Vout terminal that is twice the voltage between Vdd and Vss2.
The step-up voltage relationships are shown in Figure 7.


Figure 7

* The VSS2 voltage range must be set so that the Vout terminal voltage does not exceed the absolute maximum rated value.


## The Voltage Regulator Circuit

The step-up voltage generated at Vout outputs the liquid crystal driver voltage V5 through the voltage regulator circuit.
Because the SED1565 Series chips have an internal high-accuracy fixed voltage power supply with a 64level electronic volume function and internal resistors for the V5 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components.
Moreover, in the SED1565 Series, three types of thermal gradients have been prepared as VREG options: (1) approximately $-0.05 \% /{ }^{\circ} \mathrm{C}(2)$ approximately $-0.2 \% /{ }^{\circ} \mathrm{C}$, and (3) external input (supplied to the VRS terminal).

## (A) When the V5 Voltage Regulator Internal Resistors Are Used

Through the use of the V5 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V5 can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V5 voltage can be calculated using equation A-1 over the range where $\left|\mathrm{V}_{5}\right|<\mid$ Vout $\mid$.


Figure 8

Vreg is the IC-internal fixed voltage supply, and its voltage at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is as shown in Table 9 .

Table 9

| Equipment Type | Thermal Gradient | Units | VREG | Units |
| :--- | :---: | :---: | :---: | :---: |
| (1) Internal Power Supply | -0.05 | $\left[\% /{ }^{\circ} \mathrm{C}\right]$ | -2.1 | $[\mathrm{~V}]$ |
| (2) Internal Power Supply | -0.2 | $\left[\% /{ }^{\circ} \mathrm{C}\right]$ | -4.9 | $[\mathrm{~V}]$ |
| (3) External Input | - | - | VRS | $[\mathrm{V}]$ |

$\alpha$ is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for $\alpha$ depending on the electronic volume register settings.

Table 10

| D5 | D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
|  |  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ is the V 5 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V5 voltage regulator internal resistor ratio set command. The ( $1+\mathrm{Rb} / \mathrm{Ra}$ ) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V5 voltage regulator internal resistor ratio register.

V5 voltage regulator internal resistance ratio register value and ( $1+\mathrm{Rb} / \mathrm{Ra}$ ) ratio (Reference value)

Table 11

| Register |  |  | SED1565*** |  |  | SED1566*** |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Equipment Type by Thermal Gradient [Units: \%/ ${ }^{\circ} \mathrm{C}$ ] |  |  | Equipment Type by Thermal Gradient [Units: \%/ ${ }^{\circ} \mathrm{C}$ ] |  |  |
| D2 | D1 | D0 | (1) -0.05 | (2) -0.2 | (3) Vreg External Input | (1) -0.05 | (2) -0.2 | (3) Vreg External Input |
| 0 | 0 | 0 | 3.0 | 1.3 | 1.5 | 3.0 | 1.3 | 1.5 |
| 0 | 0 | 1 | 3.5 | 1.5 | 2.0 | 3.5 | 1.5 | 2.0 |
| 0 | 1 | 0 | 4.0 | 1.8 | 2.5 | 4.0 | 1.8 | 2.5 |
| 0 | 1 | 1 | 4.5 | 2.0 | 3.0 | 4.5 | 2.0 | 3.0 |
| 1 | 0 | 0 | 5.0 | 2.3 | 3.5 | 5.0 | 2.3 | 3.5 |
| 1 | 0 | 1 | 5.5 | 2.5 | 4.0 | 5.4 | 2.5 | 4.0 |
| 1 | 1 | 0 | 6.0 | 2.8 | 4.5 | 5.9 | 2.8 | 4.5 |
| 1 | 1 | 1 | 6.4 | 3.0 | 5.0 | 6.4 | 3.0 | 5.0 |


| Register |  |  | SED1567*** |  |  | SED1568***/SED1569*** |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Equipment Type by Thermal Gradient [Units: \%/ ${ }^{\circ} \mathrm{C}$ ] |  |  | Equipment Type by Thermal Gradient [Units: \%/ ${ }^{\circ} \mathrm{C}$ ] |
| D2 | D1 | D0 | (1) -0.05 | (2) -0.2 | (3) Vreg External Input | -0.05 |
| 0 | 0 | 0 | 3.0 | 1.3 | 1.5 | 3 |
| 0 | 0 | 1 | 3.5 | 1.5 | 2.0 | 3.5 |
| 0 | 1 | 0 | 4.0 | 1.8 | 2.5 | 4 |
| 0 | 1 | 1 | 4.5 | 2.0 | 3.0 | 4.5 |
| 1 | 0 | 0 | 5.0 | 2.3 | 3.5 | 5 |
| 1 | 0 | 1 | 5.4 | 2.5 | 4.0 | 5.4 |
| 1 | 1 | 0 | 5.9 | 2.8 | 4.5 | 5.9 |
| 1 | 1 | 1 | 6.4 | 3.0 | 5.0 | 6.4 |

For the internal resistance ratio, a manufacturing dispersion of up to $\pm 7 \%$ should be taken into account. When not within the tolerance, adjust the V5 voltage by externally mounting Ra and Rb .
Figs. 9, 10, 11 (for SED1565 Series), 12, 13, 14 (for SED1566 Series), 15, 16, 17 (for SED1567 Series), 18 (for SED1568D0b) and Figs. 19 (for SED1569D0b) show V 5 voltage measured by values of the internal resistance ratio resistor for V 5 voltage adjustment and electric volume resister for each temperature grade model, when $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Figure 9: SED1565Dob/SED1565Dbв (1) For Models Where the Thermal Gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 10: SED1565D1B (2) For Models Where the Thermal Gradient $=-0.2 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 11: SED1565D2B (3) For models with External Input
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 12: SED1566Dob/SED1566Dbв (1) For Models Where the Thermal Gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 13: SED1566D1B (2) For Models Where the Thermal Gradient $=-0.2 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 14: SED1566D2B (3) For models with External Input
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 15: SED1567Dob/SED1567Dbв (1) For Models Where the Thermal Gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 16: SED1567D1B (2) For Models Where the Thermal Gradient $=-0.2 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 17: SED1567D2B (3) For models with External Input
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 18: SED1568Dob (1) For Models Where the Thermal Gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.


Figure 19: SED1569Dob (Temperature Gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$ Model
The $\mathrm{V}_{5}$ voltage as a function of the $\mathrm{V}_{5}$ voltage regulator internal resistor ratio register and the electronic volume register.

Setup example: When selecting $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 5=7$ V for an SED1567 model on which Temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$.
Using Figure 15 and the equation A-1, the following setup is enabled.

Table 12

| Contents | Register |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D5 | D4 | D3 | D2 | D1 | D0 |
| For V5 voltage <br> regulator <br> Electronic Volume | - | - | - | 0 | 1 | 0 |

At this time, the variable range and the notch width of the V5 voltage is, as shown Table 13, as dependent on the electronic volume.

Table 13

| V5 | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- |
| Variable Range | -8.4 (63 levels) | -6.8 (central value) | -5.1 (0 level) | $[\mathrm{V}]$ |
| Notch width |  | 51 | $[\mathrm{mV}]$ |  |

(B) When an External Resistance is Used (i.e., The V5 Voltage Regulator Internal Resistors Are Not Used) (1)
The liquid crystal power supply voltage V5 can also be set without using the V5 voltage regulator internal resistors (IRS terminal $=$ LOW) by adding resistors Ra’ and Rb' between VDD and VR, and between Vr and V5,
respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands. In the range where $\left|\mathrm{V}_{5}\right|<\mid$ Vout $\mid$, the V5 voltage can be calculated using equation B-1 based on the external resistances Ra' and Rb'.


Figure 20

Setup example: When selecting $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 5=-$ 7 V for an SED1567 Series model where the temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$.
When the central value of the electron volume register is $(D 5, D 4, D 3, D 2, D 1, D 0)=(1,0,0,0,0,0)$, then $\alpha$ $=31$ and VREG $=-2.1 \mathrm{~V}$ so, according to equation $\mathrm{B}-1$,

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
-11 V & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1) \text { (Equation B-2) }
\end{aligned}
$$

Consequently, by equations B-2 and B-3,

$$
\begin{aligned}
\frac{R b^{\prime}}{R a^{\prime}} & =3.12 \\
R a^{\prime} & =340 k \Omega \\
R b^{\prime} & =1060 k \Omega
\end{aligned}
$$

At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 14.

Moreover, when the value of the current running through $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$ is set to $5 \mu \mathrm{~A}$,

$$
\begin{equation*}
R a^{\prime}+R b^{\prime}=1.4 M \Omega \tag{EquationB-3}
\end{equation*}
$$

Table 14

| V5 | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- |
| Variable Range | -8.6 (63 levels) | -7.0 (central value) | -5.3 (0 level) | $[\mathrm{V}]$ |
| Notch width |  | 52 | $[\mathrm{mV}]$ |  |

## (C) When External Resistors are Used

 (i.e. The V5 Voltage Regulator Internal Resistors Are Not Used). (2)When the external resistor described above are used, adding a variable resistor as well makes it possible to perform fine adjustments on Ra ' and Rb ', to set the liquid crystal drive voltage V5. In this case, the use of
the electronic volume function makes it possible to control the liquid crystal power supply voltage V5 by commands to adjust the liquid crystal display brightness. In the range where $\mid$ V5 $|<|$ Vout $\mid$ the V5 voltage can be calculated by equation $\mathrm{C}-1$ below based on the R 1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments ( $\Delta \mathrm{R} 2$ ).

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot V_{E V} \\
& =\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
& {\left[\because V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right] \quad \text { (Equation C-1) } }
\end{aligned}
$$



Figure 21

Setup example: When selecting $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 5=-$ 5 to -9 V (using R2) for an SED1567 model where the temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$.
When the central value for the electronic volume register is set at $(\mathrm{D} 5, \mathrm{D} 4, \mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(1,0,0,0,0,0)$,

$$
\begin{aligned}
\alpha & =31 \\
V_{R E G} & =-2.1 V
\end{aligned}
$$

so, according to equation $\mathrm{C}-1$, when $\Delta \mathrm{R} 2=0 \Omega$, in order to make V5 $=-9 \mathrm{~V}$,

$$
-9 V=\left(1+\frac{R_{3}+R_{2}}{R_{1}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
$$

(Equation C-2)

When $\Delta \mathrm{R} 2=\mathrm{R} 2$, in order to make $\mathrm{V}=-5 \mathrm{~V}$,

$$
-5 V=\left(1+\frac{R_{3}}{R_{1}+R_{2}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
$$

(Equation C-3)
Moreover, when the current flowing VDD and V5 is set to $5 \mu \mathrm{~A}$,

$$
R_{1}+R_{2}+R_{3}=1.4 M \Omega
$$

(Equation C-4)
With this, according to equation $\mathrm{C}-2, \mathrm{C}-3$ and $\mathrm{C}-4$,

$$
\begin{aligned}
& R_{1}=264 k \Omega \\
& R_{2}=211 k \Omega \\
& R_{3}=925 k \Omega
\end{aligned}
$$

At this time, the V5 voltage variable range and notch width based on the electron volume function is as shown in Table 15.

Table 15

| V5 | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- |
| Variable Range | -8.7 (63 levels) | -7.0 (central value) | -5.3 (0 level) | $[$ V] |
| Notch width |  | 53 | $[\mathrm{mV}]$ |  |

* When the V5 voltage regulator internal resistors or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
* The VR terminal is enabled only when the V5 voltage regulator internal resistors are not used (i.e. the IRS terminal $=$ LOW). When the V5 voltage regulator internal resistors are used (i.e. when the IRS terminal $=\mathrm{HIGH})$, then the VR terminal is left open.
* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.


## The Liquid Crystal Voltage Generator Circuit

The V5 voltage is produced by a resistive voltage divider within the IC, and can be produced at the V1, V2, V 3 , and V 4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and V 4 to the liquid crystal drive circuit. $1 / 9$ bias or $1 / 7$ bias for SED1565 Series, $1 / 8$ bias or 1/6 bias for SED1566 Series, $1 / 6$ bias or $1 / 5$ bias for the SED1567 Series, $1 / 8$ bias or $1 / 6$ bias for SED1568 Series and $1 / 8$ bias or $1 / 6$ bias for SED1569 Series can be selected.

## High Power Mode

The power supply circuit equipped in the SED1565 Series chips has very low power consumption (normal mode: HPM = HIGH). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to LOW (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode.
Moreover, if the improvement to the display is inadequate even after high power mode has been set, then it is necessary to add a liquid crystal drive power supply externally.

## The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 22 is recommended for shutting down the internal power supply, first placing the power supply in power saver mode and then turning the power supply OFF.


Figure 22

## Reference Circuit Examples

Figure 22 shows reference circuit examples.
(1) When used all of the step-up circuit, voltage regulating circuit and V/F circuit
(1) When the voltage regulator internal resistor is used.
(Example where Vss2 $=$ Vss, with $4 x$ step-up)


When the voltage regulator circuit and V/F circuit alone are used
(1) When the $\mathrm{V}_{5}$ voltage regulator internal resistor is not used.

(2) When the voltage regulator internal resistor is not used.
(Example where Vss2 $=$ Vss, with 4 x step-up)

(2) When the $\mathrm{V}_{5}$ voltage regulator internal resistor is used.

(3) When the V/F circuit alone is used

(5) When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ which are output from the built-in voltage follower.

(4) When the built-in power is not used


Examples of shared reference settings When $\mathrm{V}_{5}$ can vary between -8 and 12 V

| Item | Set value | Units |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | 1.0 to 4.7 | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{2}$ | 0.01 to 1.0 | $\mu \mathrm{~F}$ |

Reference set value R4: $100 \mathrm{~K} \Omega \sim 1 \mathrm{M} \Omega$ It is recommended to set an optimum resistance value R4 taking the liquid crystal display and the drive waveform.

Figure 23

* 1 Because the VR terminal input impedance is high, use short leads and shielded lines.
* 2 C 1 and C 2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.
Example of the Process by which to Determine the Settings:
- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to Vout from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages ( V 1 to V 5 ). Note that all C 2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.


## * Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and VSS2) of this IC are being switched over by use of the transistor with very low ON-resistance of about $10 \Omega$. However, when installing the COG ,

Exemplary connection diagram 1.

the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause nonconformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.
Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 2.


## The Reset Circuit

When the $\overline{\mathrm{RES}}$ input comes to the LOW level, these LSIs return to the default state. Their default states are as follows:

1. Display OFF
2. Normal display
3. ADC select: Normal (ADC command $\mathrm{D} 0=\mathrm{LOW}$ )
4. Power control register: $(\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,0)$
5. Serial interface internal register data clear
6. LCD power supply bias rate:
SED1565*** ......................................... $1 / 9$ bias
SED1566***, $1568^{* * *}, 1569^{* * *} . . . . . .1 / 8$ bias
SED1567***.................................... $1 / 6$ bias
7. All-indicator lamps-on OFF (All-indicator lamps ON/OFF command D0 $=$ LOW)
8. Power saving clear
9. V5 voltage regulator internal resistors Ra and Rb separation
(In case of SED1565Dbв, SED1566Dbв, SED1567Dbb, SED1568Dbi and SED1569Dbi, internal resistors are connected while $\overline{\mathrm{RES}}$ is LOW.)
10. Output conditions of SEG and COM terminals SEG: V2/V3, COM : V1/V4
(In case of SED1565Dbb, SED1566Dbв, SED1567Dbb, SED1568Dbi and SED1569Dbв, both the SEG terminal and the COM terminal output the VDA level while RES is LOW. In case of other models, the SEG terminal outputs V2 and the COM terminal outputs $\mathrm{V}_{1}$ while $\overline{\mathrm{RES}}$ is LOW.)
11. Read modify write OFF
12. Static indicator OFF

Static indicator register : $(\mathrm{D} 1, \mathrm{D} 2)=(0,0)$
13. Display start line set to first line
14. Column address set to Address 0
15. Page address set to Page 0
16. Common output status normal
17. V5 voltage regulator internal resistor ratio set mode clear
18. Electronic volume register set mode clear Electronic volume register : (D5, D4, D3, D2, D1, $\mathrm{D} 0)=(1,0.0,0,0,0)$
19. Test mode clear

On the other hand, when the reset command is used, the above default settings from 11 to 19 are only executed.

When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the $\overline{\text { RES }}$ terminal. After the initialization, each input terminal should be controlled normally.
Moreover, when the control signal from the MPU is in the high impedance, an overcurrent may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state.
If the internal liquid crystal power supply circuit is not used on SED1565Dbb, SED1566Dbb, SED1567Dbb, SED1568Dbi and SED1569Dbb, it is necessary that $\overline{\mathrm{RES}}$ is HIGH when the external liquid crystal power supply is turned on. This IC has the function to discharge V5 when $\overline{\mathrm{RES}}$ is LOW, and the external power supply short-circuits to VDD when $\overline{\text { RES }}$ is LOW. While RES is LOW, the oscillator and the display timing generator stop, and the CL, FR, $\overline{\mathrm{FRS}}$ and DOF terminals are fixed to HIGH. The terminals D0 to D7 are not affected. The VDD level is output from the SEG and COM output terminals. This means that an internal resistor is connected between VdD and V5.
When the internal liquid crystal power supply circuit is not used on other models of SED1565 series, it is necessary that RE is LOWwhen the external liquid crystal power supply is turned on.
While $\overline{\mathrm{RES}}$ is LOW, the oscillator works but the display timing generator stops, and the CL, FR, FRS and $\overline{\text { DOF }}$ terminals are fixed to HIGH. The terminals D0 to D7 are not affected.

## 7. COMMANDS

The SED1565 Series chips identify the data bus signals by a combination of A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals. Command interpretation and execution does not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.
In the 8080 MPU interface, commands are launched by inputting a low pulse to the $\overline{\mathrm{RD}}$ terminal for reading, and inputting a low pulse to the $\overline{\mathrm{WR}}$ terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when an HIGH signal is input to the R/W terminal and placed in a write mode when a LOW signal is input to the $\mathrm{R} / \mathrm{W}$ terminal and then the command is launched by inputting a high pulse to the E terminal. (See "10. Timing Characteristics" regarding the timing.) Consequently, the 6800 Series MPU interface is different than the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read $\overline{\mathrm{RD}}(\mathrm{E})$ becomes " $1(\mathrm{H})$ ". In the explanations below the commands are explained using the 8080 Series MPU interface as the example.
When the serial interface is selected, the data is input in sequence starting with D7.
<Explanation of Commands>

## (1) Display ON/OFF

This command turns the display ON and OFF.

| A |  | $\begin{aligned} & \mathrm{E} \\ & \mathrm{RD} \end{aligned}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | $0$ | Display ON Display OFF |

When the display OFF command is executed when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

## (2) Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details see the explanation of this function in "The Line Address Circuit".

|  | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{R} \mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  |  |  |  |  | 1 | 1 |  | $\downarrow$ | 1 |  |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | $\downarrow$ |
|  |  |  |  |  |  |  |  |  |  |  |  |

## (3) Page Address Set

This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM. Changing the page address does not accompany a change in the status display. See the page address circuit in the Function Description (page 1-20) for the detail.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\frac{\mathbf{R D}}{}$ | $\mathbf{W} \mathbf{W R}$ | $\mathbf{D}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 | 2 |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 1 | $\downarrow$ |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 7 |  |

## (4) Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically increments $(+1)$, making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83 H . This does not change the page address continuously. See the function explanation in "The Column Address Circuit," for details.

|  | A0 | $\frac{E}{R D}$ | $\begin{aligned} & \mathrm{R} / \overline{\mathrm{W}} \\ & \overline{\mathrm{~W}} \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High bits $\rightarrow$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Low bits $\rightarrow$ |  |  |  |  |  |  | 0 | A3 | A2 | A1 | A0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  |  |  |  |  |  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 130 |
|  |  |  |  |  |  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 131 |

## (5) Status Read

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \mathbf{W}$ | $\mathbf{W R}$ | $\mathbf{D} 7$ | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |


| BUSY | When BUSY $=1$, it indicates that either processing is occurring internally or a reset condition <br> is in process. While the chip does not accept commands until BUSY $=0$, if the cycle time can <br> be satisfied, there is no need to check for BUSY conditions. |
| :--- | :--- |
| ADC | This shows the relationship between the column address and the segment driver. <br> 0: Reverse (column address 131- $\mathrm{n} \leftrightarrow \mathrm{SEG} \mathrm{n}$ ) <br> 1: Normal (column address $\mathrm{n} \leftrightarrow$ SEG n) <br> (The ADC command switches the polarity.) |
| ON/OFF | ON/OFF: indicates the display ON/OFF state. <br> 0: Display ON <br> 1: Display OFF <br> (This display ON/OFF command switches the polarity.) |
| RESET | This indicates that the chip is in the process of initialization either because of a RES signal or <br> because of a reset command. <br> 0: Operating state <br> 1: Reset in progress |

## (6) Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented by " 1 " after the write, the MPU can write the display data.

|  |  | E | R/V |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | RD | WR |  |  | D6 | D | 5 | D4 | D3 | D | D2 | D1 |  | D0 |
|  | 1 | 1 | 0 |  |  |  |  |  | rite | da |  |  |  |  |  |

## (7) Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by " 1 " after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately after the column address has been set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading of the display data becomes unavailable.


## (8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page 1-20) for the detail. Increment of the column address (by " 1 ") accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| A0 | $\mathbf{R D}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Normal |  |

## (9) Display Normal/Reverse

This command can reverse the lit and unlit display without overwriting the contents of the display data RAM. When this is done the display data RAM contents are maintained.

| A0 | $\overline{\mathbf{E}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 |  | Setting |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | RAM Data HIGH |  |
|  |  |  |  |  |  |  |  |  |  | 1 | LCD ON voltage (normal) |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| RAM Data LOW ON voltage (reverse) |  |  |  |  |  |  |  |  |  |  |  |  |

## (10) Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This command takes priority over the display normal/reverse command.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display mode |
|  |  |  |  |  |  |  |  |  |  | 1 | Display all points ON |

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode. For details, see the (20) Power Save section.

## (11) LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display. This command can be valid while the V/F circuit of Power Supply circuit is in operation.

| A0 | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{\overline{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | SED1565*** | SED1566*** | Select Statu SED1567* | SED1568*** | SED1569*** |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1/9 bias | 1/8 bias | 1/6 bias | 1/8 bias | 1/8 bias |
|  |  |  |  |  |  |  |  |  |  | 1 | 1/7 bias | 1/6 bias | 1/5 bias | 1/6 bias | 1/6 bias |

## (12) Read/Modify/Write

This command is used paired with the "END" command. Once this command has been input, the display data read command does not change the column address, but only the display data write command increments $(+1)$ the column address. This mode is maintained until the END command is input. When the END command is input, the column address returns to the address it was at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there are repeating data changes in a specified display region, such as when there is a blanking cursor.

| A0 | $\overline{\mathbf{E}}$ | $\mathbf{R} / \overline{\mathbf{W D}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |

[^2]- The sequence for cursor display


Figure 24
(13) End

This command releases the read/modify/write mode, and returns the column address to the address it was at when the mode was entered.

| A0 | $\frac{E}{R D}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\overline{\mathrm{WR}}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 25

## (14) Reset

This command initializes the display start line, the column address, the page address, the common output mode, the V5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read $/ \mathrm{modify} /$ write mode and test mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details.
The reset operation is performed after the reset command is entered.

|  | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power supply is applied must be done through applying a reset signal to the $\overline{\mathrm{RES}}$ terminal. The reset command must not be used instead.

## (15) Common Output Mode Select

This command can select the scan direction of the COM output terminal. For details, see the function explanation in "Common Output Mode Select Circuit."


* Disabled bit


## (16) Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

[Translator's Note: the abbreviations explained within these parentheses for V and V/F have been written out in the English translation and are therefore no longer necessary.]

## (17) $\mathrm{V}_{5}$ Voltage Regulator Internal Resistor Ratio Set

This command sets the V5 voltage regulator internal resistor ratio. For details, see the function explanation is "The Power Supply Circuits."

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\overline{\mathbf{W R}}$ | $\mathbf{D} 7$ | $\mathbf{D} 6$ | $\mathbf{D} 5$ | $\mathbf{D} 4$ | $\mathbf{D} 3$ | $\mathbf{D} 2$ | $\mathbf{D} 1$ | $\mathbf{D} 0$ | $\mathbf{R b} /$ Ra Ratio |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |
|  |  |  |  |  |  |  |  | 0 | 0 | 1 | Small |  |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 |  |  |
|  |  |  |  |  |  |  |  |  | $\downarrow$ | 1 | 0 |  |
|  |  |  |  |  |  |  |  | 1 | 1 | 1 | $\downarrow$ |  |

## (18) The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal drive voltage V5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

- The Electronic Volume Mode Set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, then the electronic volume mode is released.

| A0 | $\frac{E}{R D}$ | R/W WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

## - Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V5 assumes one of the 64 voltage levels.
When this command is input, the electronic volume mode is released after the electronic volume register has been set.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\mathbf{D} 7$ | $\mathbf{D} 6$ | $\mathbf{D} 5$ | $\mathbf{D} 4$ | $\mathbf{D} 3$ | $\mathbf{D} 2$ | $\mathbf{D} 1$ | $\mathbf{D} 0$ | $\mathbf{V}_{\mathbf{5}} \mid$ |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 1 | 0 | Small |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | $*$ | $*$ |  |  | $\downarrow$ | 1 | 1 | 1 | 1 |
| 0 |  | 0 | $\downarrow$ |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | $*$ | $*$ | 1 | 1 | 1 | 1 | 1 | 1 |  |

When the electronic volume function is not used, set this to $(1,0,0,0,0,0)$

- The Electronic Volume Register Set Sequence


Figure 26

## (19) Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent of other display control commands.
This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes.
The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. (The static indicator OFF command is a single byte command.)

## - Static Indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command has been entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static Indicator |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |
|  |  |  |  |  |  |  |  |  | 1 | ON |  |

## - Static Indicator Register Set

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

| $\text { AO } \frac{E}{R D} \frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator Display State |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 010 | * | * | * | * | * |  | $\begin{aligned} & \hline 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | OFF <br> ON (blinking at approximately one second intervals) <br> ON (blinking at approximately 0.5 second intervals) <br> ON (constantly on) |

* Disabled bit


## - Static Indicator Register Set Sequence



Figure 27

## (20) Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered, thus greatly reducing power consumption.
The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, it is the sleep mode that is entered. When the static indicator is ON, it is the standby mode that is entered.
In the sleep mode and in the standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM.
Refer to figure 28 for power save off sequence.


Figure 28

## - Sleep Mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value near the static current. The internal modes during sleep mode are as follows:
(1) The oscillator circuit and the LCD power supply circuit are halted.
(2) All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VDD level.

## - Standby Mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.
(1) The LCD power supply circuits are halted. The oscillator circuit continues to operate.
(2) The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs output a Vdd level. The static drive system does not operate.
When a reset command is performed while in standby mode, the system enters sleep mode.

* When an external power supply is used, it is recommended that the functions of the external power supply circuit be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The SED1565 series chips have a liquid crystal display blanking control terminal $\overline{\mathrm{DOF}}$. This terminal enters an LOW state when the power saver mode is launched. Using the output of $\overline{\mathrm{DOF}}$, it is possible to stop the function of an external power supply circuit.
* When the master is turned on, the oscillator circuit is operable immediately after the powering on.


## (21) NOP

Non-OPeration Command

| A0 | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |

## (22) Test

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by applying a LOW signal to the RES input by the reset command or by using an NOP.

|  |  | RD | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D |  | D | D4 | D3 | D2 | D1 |  | DO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 0 | 1 | 1 |  | 1 | 1 | * | * | * |  |  |

* Inactive bit

Note: The SED1565 Series chips maintain their operating modes until something happens to change them. Consequently, excessive external noise, etc., can change the internal modes of the SED1565 Series chip. Thus in the packaging and system design it is necessary to suppress the noise or take measure to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects of unanticipated noise.

Table 16 Table of SED1565 Series Commands

(Note) *: disabled data

## 8. COMMAND DESCRIPTION

## Instruction Setup: Reference (reference)

(1) Initialization

Note: With this IC, when the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins ( $\mathrm{V}_{1} \sim \mathrm{~V} 5$ ) and the VDD pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.
(1) When the built-in power is being used immediately after turning on the power:


* The target time of 5 ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.
*1: 6. Description of functions; "Resetting circuit" (If takes not more than 2 ms from Power Supply ON to the stability of internal oscillating circuit.)
*2: 7. Command description; "(11) LCD bias setting"
*3: 7. Command description; "(8) ADC selection"
*4: 7. Command description; "(15) Common output state selection"
*5: 6. Description of functions; "Power circuit" \& Command description; "(17) Setting the built-in resistance radio for regulation of the V5 voltage"
*6: 6. Description of functions; "Power circuit" \& Command description; "(18) Electronic volume control"
*7: 6. Description of functions; "Power circuit" \& Command description; "(16) Power control setting"
(2) When the built-in power is not being used immediately after turning on the power:


* The target time of 5 ms will result to vary depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest you to conduct an operation check using the actual equipment.

Notes: Refer to respective sections or paragraphs listed below.
*1: 6. Description of functions; "Resetting circuit" (The contents of DDRAM can be variable even in the initial setting (Default) at the reset state.)
*2: 7. Command description; "(11) LCD bias setting"
*3: 7. Command description; "(8) ADC selection"
*4: 7. Command description; "(15) Common output state selection"
*5: 6. Description of functions; "Power circuit" \& "(17) Command description; Setting the built-in resistance radio for regulation of the V5 voltage"
*6: 6. Description of functions; "Power circuit" \& "(18) Command description; Electronic volume control"
*7: 6. Description of functions; "Power circuit" \& "(16) Command description; Power control setting"
*8: 7. The power saver ON state can either be in sleep state or stand-by state.
Command description; "Power saver START (multiple commands)"
(2) Data Display

2) Display start line set *9
(3) Page address set *10
(4) Column address set *11


Notes: Reference items
*9: Command Description; Display start line set
*10: Command Description; Page address set
*11: Command Description; Column address set
*12: Command Description; Display data write
*13: Command Description; Display ON/OFF Avoid displaying all the data at the data display start (when the display is ON ) in white.
(3) Power OFF *14

- In case of SED1565Dbb, SED1566Dbb, SED1567Dbi, SED1568Dbi and SED1569Dbb,


Set the time ( tL ) from reset active to turning off the VDD - Vss power (VDD - Vss = 1.8 V ) longer than the time ( $\mathrm{t} H$ ) when the potential of $\mathrm{V}_{5} \sim \mathrm{~V}_{1}$ becomes below the threshold voltage (approximately 1 V ) of the LCD panel. For th, refer to the <Reference Data> of this event. When th is too long, insert a resistor between $\mathrm{V}_{5}$ and VDD to reduce it.

- In case of other models,


Set the time ( t L ) from power save to turning off the Vdd - Vss power (Vdd - Vss = 1.8 V ) longer than the time ( $\mathrm{t} \boldsymbol{H}$ ) when the potential of $\mathrm{V}_{5} \sim \mathrm{~V}_{1}$ becomes below the threshold voltage (approximately 1 V ) of the LCD panel.

- $t \mathrm{H}$ is determined depending on the voltage regulator external resistors Ra and Rb and the time constant of $\mathrm{V}_{5} \sim \mathrm{~V}_{1}$ smoothing capacity C 2 .
- When an internal resistor is used, it is recommended to insert a resistor $R$ between VDD and $\mathrm{V}_{5}$ to reduce $\mathrm{t}_{\mathrm{t}}$.

Notes: Reference items
*14: The logic circuit of this IC's power supply VDD - Vss controls the driver of the LCD power supply VDD - V5. So, if the power supply VDD - Vss is cut off when the LCD power supply VdD - V5 has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:

- After turning off the internal power supply, make sure that the potential $\mathrm{V}_{5} \sim \mathrm{~V}_{1}$ has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD - Vss). 6. Description of Function, 6.7 Power Circuit
*15: After inputting the power save command, be sure to reset the function using the $\overline{\text { RES }}$ terminal until the power supply VdD - VsS is turned off. 7. Command Description (20) Power Save
*16: After inputting the power save command, do not reset the function using the $\overline{\mathrm{RES}}$ terminal until the power supply VdD - Vss is turned off. 7. Command Description (20) Power Save
(4) Refresh

It is recommended to turn on the refresh sequence regularly at a specified interval.


## Precautions on Turning off the power

- In case of SED1565Dbb, SED1566Dbb, SED1567Dbb, SED1568Dbb and SED1569Dbb, Observe Paragraph 1) as the basic rule.
<Turning the power (VDD - Vss) off>

1) Power Save (The LCD powers (VDD - V5) are off.) $\rightarrow$ Reset input $\rightarrow$ Power (VDD - VSs) OFF

- Observe tL > th.
- When $\mathrm{t}_{\mathrm{L}}<\mathrm{th}$, an irregular display may occur.

Set tL on the MPU according to the software. th is determined according to the external capacity $\mathrm{C}_{2}$ (smoothing capacity of $\mathrm{V}_{5} \sim \mathrm{~V}_{1}$ ) and the driver's discharging capacity.

<Turning the power (VDD - Vss) off : When command control is not possible.>
2) Reset (The LCD powers (VDD - Vss) are off.) $\rightarrow$ Power (VdD - Vss) OFF

- Observe tL > th.
- When tL < th, an irregular display may occur.

For tL, make the power (VDD - VSS) falling characteristics longer or consider any other method. th is determined according to the external capacity $\mathrm{C}_{2}$ (smoothing capacity of $\mathrm{V}_{5}$ to $\mathrm{V}_{1}$ ) and the driver's discharging capacity.

<Reference Data>
V5 voltage falling (discharge) time ( t H ) after the process of operation $\rightarrow$ power save $\rightarrow$ reset.
V5 voltage falling (discharge) time ( t H ) after the process of operation $\rightarrow$ reset.


Figure 29

- In case of other models than the above
<Turning the power (VDD - VSS) off>
Power save (The LCD powers (VDD - Vss) are off.) -> Power (VDD - Vss) OFF
- Observe tL > th.
- When tL < th, an irregular display may occur.

Set tL on the MPU according to the software. th is determined according to the external capacity C (smoothing capacity of V 5 to $\mathrm{V}_{1}$ ) and the external resisters $\mathrm{Ra}+\mathrm{Rb}$ (for V 5 voltage regulation)


## 9. ABSOLUTE MAXIMUM RATINGS

Unless otherwise noted, Vss $=0 \mathrm{~V}$
Table 17

| Parameter |  | Symbol | Conditions | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage |  | VDd | -0.3 to +7.0 | V |
| Power supply voltage (2) (VDD standard) | With Triple step-up With Quad step-up | Vss2 | $\begin{aligned} & -7.0 \text { to }+0.3 \\ & -6.0 \text { to }+0.3 \\ & -4.5 \text { to }+0.3 \\ & \hline \end{aligned}$ | V |
| Power supply voltage (3) (VDD standard) |  | V5, Vout | -18.0 to +0.3 | V |
| Power supply voltage (4) (VDD standard) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | V 5 to +0.3 | V |
| Input voltage |  | VIN | -0.3 to VDD +0.3 | V |
| Output voltage |  | Vo | -0.3 to VDD +0.3 | V |
| Operating temperature |  | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP Bare chip | TSTR | $\begin{aligned} & -55 \text { to }+100 \\ & -55 \text { to }+125 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |



Figure 30
Notes and Cautions

1. The Vss2, $\mathrm{V}_{1}$ to V 5 and Vout are relative to the VDD $=0 \mathrm{~V}$ reference.
2. Insure that the voltage levels of $V_{1}, V_{2}, V_{3}$, and $V_{4}$ are always such that $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$.
3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.

## 10. DC CHARACTERISTICS

Unless otherwise specified, Vss $=0 \mathrm{~V}, \mathrm{VDD}=3.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
Table 18

| Item |  | Symbol | Condition | Rating |  |  | Units | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |  |
| Operating Voltage (1) | Recommended Voltage Possible Operating Voltage |  | VdD |  | $\begin{aligned} & 2.7 \\ & 1.8 \end{aligned}$ | - | $3.3$ $5.5$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VDD }^{* 1} \\ & \text { VDD }^{* 1} \end{aligned}$ |
| Operating Voltage (2) | Recommended Voltage Possible Operating Voltage | Vss2 <br> Vss2 | (Relative to VDD) <br> (Relative to VdD) | $\begin{aligned} & \hline-3.3 \\ & -6.0 \end{aligned}$ |  | $\begin{aligned} & \hline-2.7 \\ & -1.8 \end{aligned}$ | V <br> V | Vss2 <br> Vss2 |
| Operating Voltage (3) | Possible Operating Voltage Possible Operating Voltage Possible Operating Voltage | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ <br> $V_{3}, V_{4}$ | (Relative to VDD) <br> (Relative to VDD) <br> (Relative to VDD) | $\begin{gathered} -16.0 \\ 0.4 \times V_{5} \end{gathered}$ <br> V5 |  | $-4.5$ <br> VdD $0.6 \times V_{5}$ | $\mathrm{V}$ <br> V <br> V | $V_{5}$ *2 <br> $\mathrm{V}_{1}, \mathrm{~V}_{2}$ <br> $V_{3}, V_{4}$ |
| High-level Input Voltage <br> Low-level Input Voltage |  | $\mathrm{V}_{\mathrm{IHC}}$ <br> VILC |  | $0.8 \times \mathrm{VDD}$ <br> Vss | $-$ | $\begin{gathered} \hline \text { VDD } \\ 0.2 \times \text { VDD } \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { *3 } \\ & \text { *3 } \end{aligned}$ |
| High-level Output <br> Voltage <br> Low-level Output <br> Voltage |  | VOHC <br> Volc | $\begin{aligned} \mathrm{IOH} & =-0.5 \mathrm{~mA} \\ \mathrm{IOL} & =0.5 \mathrm{~mA} \end{aligned}$ | $0.8 \times \mathrm{VDD}$ <br> Vss | - | VDD $0.2 \times V D D$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{gathered} * 4 \\ * 4 \end{gathered}$ |
| Input leakage current Output leakage current |  | ILI <br> ILo | $\mathrm{VIN}=\mathrm{V}$ d or VSs | $\begin{aligned} & \hline-1.0 \\ & -3.0 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 3.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{gathered} * 5 \\ * 6 \end{gathered}$ |
| Liquid Crystal Driver ON Resistance |  | Ron | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ $\mathrm{V}_{5}=-14.0 \mathrm{~V}$ <br> (Relative To Vod) $\mathrm{V}_{5}=-8.0 \mathrm{~V}$ | - | $\begin{aligned} & 2.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 54 \end{aligned}$ | $\begin{aligned} & \mathrm{K} \Omega \\ & \mathrm{~K} \Omega \end{aligned}$ | $\begin{gathered} \text { SEGn } \\ \text { COMn *7 } \end{gathered}$ |
| Static Consumption Current Output Leakage Current |  | IssQ <br> I5Q | $\begin{aligned} & V_{5}=-18.0 \mathrm{~V} \\ & \text { (Relative To VDD) } \end{aligned}$ | - | 0.01 0.01 | 5 15 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Vss, Vss2 <br> V5 |
| Input Terminal Capacitance |  | CIN | $\mathrm{Ta}=25^{\circ} \mathrm{Cf}=1 \mathrm{MHz}$ | - | 5.0 | 8.0 | pF |  |
| Oscillator Frequency | Internal Oscillator External Input | fosc <br> fcl | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \quad \text { SED } 1565 *_{* *} / 1567 * * * \end{aligned}$ | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 26 \\ & 26 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ | *8 |
|  | Internal Oscillator External Input | $\begin{gathered} \text { fosc } \\ \text { fcl } \end{gathered}$ | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \quad \mathrm{SED} 1566 * * * / 1568 * * * / \\ & 1569 * * * \end{aligned}$ | $\begin{aligned} & 27 \\ & 14 \end{aligned}$ | 33 17 | $\begin{aligned} & 39 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ | $* 8$ CL |

Table 19

| Item |  | Symbol | Condition |  | Rating |  |  | Units | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
|  | Input voltage |  | Vss2 | With Triple |  | -6.0 | - | -1.8 | V | Vss2 |
|  |  | Vss2 | With Quad (Relative To VDD) |  | -4.5 | - | -1.8 | V | Vss2 |
|  | Supply Step-up output voltage Circuit | Vout | (Relative to VDD) |  | -18.0 | - | - | V | Vout |
|  | Voltage regulator Circuit Operating Voltage | Vout | (Relative to VDD) |  | -18.0 | - | -6.0 | V | Vout |
|  | Voltage Follower Circuit Operating Voltage | V5 | (Relative to VDD) |  | -16.0 | - | -4.5 | V | V5 *9 |
|  | Base Voltage | Vrego VREG1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> (Relative to VDD) | $\left\|\begin{array}{l} -0.05 \% /{ }^{\circ} \mathrm{C} \\ -0.2 \% /{ }^{\circ} \mathrm{C} \end{array}\right\|$ | $\begin{aligned} & -2.04 \\ & -4.65 \end{aligned}$ | $\begin{gathered} -2.10 \\ -4.9 \end{gathered}$ | $\begin{aligned} & -2.16 \\ & -5.15 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $\begin{aligned} & * 10 \\ & { }^{*} 10 \end{aligned}$ |

- Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF Current consumed by total ICs when an external power supply is used.

Table 20 Display Pattern OFF

| Item |  |  |  |  |  |  | $=25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Condition | Rating |  |  | Units | Notes |
|  |  |  | Min. | Typ. | Max. |  |  |
| SED1565*** | IDD (1) | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 18 | 30 | $\mu \mathrm{A}$ | *11 |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 16 | 27 |  |  |
| SED1566*** |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 13 | 22 |  |  |
|  |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 11 | 19 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 9 | 15 |  |  |
| SED1567*** |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 8 | 13 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 7 | 12 |  |  |
| $\begin{aligned} & \hline \text { SED1568***/ } \\ & \text { SED1569*** } \\ & \hline \end{aligned}$ |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 12 | 20 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 10 | 17 |  |  |

Table 21 Display Pattern Checker

|  |  |  |  |  |  |  | $=25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Condition |  | Rating |  | Units | Note |
|  |  | Condition | Min. | Typ. | Max. |  |  |
| SED1565*** | IDD (1) | VDD $=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 23 | 38 | $\mu \mathrm{A}$ | *11 |
|  |  | VDD $=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 21 | 35 |  |  |
| SED1566*** |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 17 | 29 |  |  |
|  |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 14 | 24 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 12 | 20 |  |  |
| SED1567*** |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 11 | 18 |  |  |
|  |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 10 | 17 |  |  |
| SED1568***/ |  | $\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 15 | 25 |  |  |
| SED1569*** |  | $\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-8.0 \mathrm{~V}$ | - | 13 | 22 |  |  |

- Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON The values of curret consumed in all the IC including internal power supply circuit.

Table 22 Display Pattern OFF
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Rating |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED1565*** | IDD (2) | VDD $=5.0 \mathrm{~V}$, Triple step-up voltage.$V_{5}-V D D=-11.0 \mathrm{~V}$ | Normal Mode | - | 67 | 112 | $\mu \mathrm{A}$ | *12 |
|  |  |  | High-Power Mode | - | 114 | 190 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Quad step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | Normal Mode | - | 81 | 135 |  |  |
|  |  |  | High-Power Mode | - | 138 | 230 |  |  |
| SED1566*** |  | VDD $=5.0$ V, Double step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 35 | 59 |  |  |
|  |  |  | High-Power Mode | - | 64 | 107 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 43 | 72 |  |  |
|  |  |  | High-Power Mode | - | 84 | 140 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Quad step-up voltage.$V_{5}-V D D=-11.0 \mathrm{~V}$ | Normal Mode | - | 72 | 121 |  |  |
|  |  |  | High-Power Mode | - | 128 | 214 |  |  |
| SED1567*** |  | VDD $=5.0 \mathrm{~V}$, Double step-up voltage.$V_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 26 | 44 |  |  |
|  |  |  | High-Power Mode | - | 60 | 100 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 29 | 49 |  |  |
|  |  |  | High-Power Mode | - | 73 | 122 |  |  |
| $\begin{aligned} & \text { SED1568***/ } \\ & \text { SED1569*** } \end{aligned}$ |  | VDD $=5.0 \mathrm{~V}$, Double step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 37 | 62 |  |  |
|  |  |  | High-Power Mode | - | 67 | 112 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 46 | 77 |  |  |
|  |  |  | High-Power Mode | - | 87 | 145 |  |  |

Table 23 Display Pattern Checker
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Rating |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED1565*** | IDD (2) | VDD $=5.0 \mathrm{~V}$, Triple step-up voltage. | Normal Mode | - | 81 | 135 | $\mu \mathrm{A}$ | *12 |
|  |  | $\mathrm{V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | High-Power Mode | - | 127 | 212 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Quad step-up voltage. | Normal Mode | - | 96 | 160 |  |  |
|  |  |  | High-Power Mode | - | 153 | 255 |  |  |
| SED1566*** |  | $\begin{aligned} & \text { VDD }=5.0 \mathrm{~V} \text {, Double step-up voltage. } \\ & \mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V} \end{aligned}$ | Normal Mode | - | 41 | 69 |  |  |
|  |  |  | High-Power Mode | - | 71 | 119 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 51 | 85 |  |  |
|  |  |  | High-Power Mode | - | 92 | 154 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Quad step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | Normal Mode | - | 85 | 142 |  |  |
|  |  |  | High-Power Mode | - | 142 | 237 |  |  |
| SED1567*** |  | VDD $=5.0 \mathrm{~V}$, Double step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 32 | 53 |  |  |
|  |  |  | High-Power Mode | - | 62 | 103 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 44 | 73 |  |  |
|  |  |  | High-Power Mode | - | 89 | 148 |  |  |
| $\begin{aligned} & \hline \text { SED1568***/ } \\ & \text { SED1569*** } \end{aligned}$ |  | VDD $=5.0 \mathrm{~V}$, Double step-up voltage.V5 - VDD = -8.0 V | Normal Mode | - | 44 | 74 |  |  |
|  |  |  | High-Power Mode | - | 74 | 127 |  |  |
|  |  | VDD $=3.0 \mathrm{~V}$, Triple step-up voltage.$V_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal Mode | - | 54 | 90 |  |  |
|  |  |  | High-Power Mode | - | 95 | 159 |  |  |

- Consumption Current at Time of Power Saver Mode, Vss $=0$ V, Vdd $=3.0 \mathrm{~V} \pm 10 \%$

Table 24

| Item | Symbol | Condition | Rating |  |  | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Sleep mode SED1565*** | IDDS1 | - |  | 0.01 | 5 | $\mu \mathrm{A}$ |  |
| Standby Mode SED1565*** | IDDS2 | - |  | 4 | 8 | $\mu \mathrm{A}$ |  |
| Sleep mode SED1566*** | IDDS1 | - |  | 0.01 | 5 | $\mu \mathrm{A}$ |  |
| Standby Mode SED1566*** | IDDS2 | - |  | 4 | 8 | $\mu \mathrm{A}$ |  |
| Sleep mode SED1567*** | IDDS1 | - |  | 0.01 | 5 | $\mu \mathrm{A}$ |  |
| Standby Mode SED1567*** | IDDS2 | - |  | 3 | 6 | $\mu \mathrm{A}$ |  |
| Sleep modeSED1568***/ <br>  <br> SED1569*** | IDDS1 | - |  | 0.01 | 5 | $\mu \mathrm{A}$ |  |
| $\begin{array}{r} \hline \text { Standby Mode } \begin{array}{r} \text { SED1568***/ } \\ \text { SED1569*** } \end{array} \end{array}$ | IDDS2 | - |  | 4 | 8 | $\mu \mathrm{A}$ |  |

TBD: To Be Determined

## Reference Data 1

- Dynamic Consumption Current (1) During LCD Display Using an External Power Supply


Figure 31


Figure 32

## Reference Data 2

- Dynamic Consumption Current (2) During LCD display using the internal power supply


Figure 33


SED1565/SED1566 ( $\times 4,-11.0 \mathrm{~V}$ )/
SED1568/SED1569 ( $\times 4,-11.0 \mathrm{~V}$ ):
$4 \times$ step-up voltage: $\mathrm{V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ SED1566 ( $\times 3,-8.0 \mathrm{~V}$ )/SED1567/
SED1568/SED1569 ( $\times 3,-8.0 \mathrm{~V}$ ):
$3 \times$ step-up voltage: $\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$
Normal mode
Display pattern: Checker
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

Figure 34

## Reference Data 3

- Dynamic Consumption Current (3) During access


Figure 35

## Reference Data 4

- Operating voltage range of Vss and V5 systems

- The Relationship Between Oscillator Frequency fosc, Display Clock Frequency fcL and the Liquid Crystal Frame Rate Frequency fFR

Table 25

| Item |  | fCL | ffr |
| :---: | :---: | :---: | :---: |
| SED1565*** | When the internal oscillator circuit is used | fosc | fosc |
|  |  | 4 | $4 \times 65$ |
|  | When the internal oscillator circuit is not used | External input (fcL) | fCL |
|  |  |  | 260 |
| SED1566*** | When the internal oscillator circuit is used | fosc | fosc |
|  |  | 8 | $8 \times 49$ |
|  | When the internal oscillator circuit is not used | External input (fCL) | fCL |
|  |  |  | 196 |
| SED1567*** | When the internal oscillator circuit is used | fosc | fosc |
|  |  | 8 | $8 \times 33$ |
|  | When the internal oscillator circuit is not used | External input (fCL) | fCL |
|  |  |  | 264 |
| SED1568*** | When the internal oscillator circuit is used | fosc | fosc |
|  |  | 8 | $8 \times 55$ |
|  | When the internal oscillator circuit is not used | External input (fCL) | fCL |
|  |  |  | 220 |
| SED1569*** | When the internal oscillator circuit is used | fosc | fosc |
|  |  | 8 | $8 \times 53$ |
|  | When the internal oscillator circuit is not used | External input (fCL) | fCL |
|  |  |  | 212 |

(fFR is the liquid crystal alternating current period, and not the FR signal period.)
References for items market with *
*1 While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.
*2 The operating voltage range for the VDD system and the V5 system is as shown in Figure 36. This applies when the external power supply is being used.
*3 The A0, D0 to D5, D6 (SCL), D7 (SI), RD (E), $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS}} 1, \mathrm{CS} 2, \mathrm{CLS}, \mathrm{CL}, \mathrm{FR}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}, \overline{\mathrm{DOF}}$, $\overline{\mathrm{RES}}$, IRS, and $\overline{\mathrm{HPM}}$ terminals.
*4 The D0 to D7, FR, FRS, $\overline{\mathrm{DOF}}$, and CL terminals.
*5 The A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \mathrm{W}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{CLS}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}, \overline{\mathrm{RES}}$, IRS, and $\overline{\mathrm{HPM}}$ terminals.
*6 Applies when the D0 to D5, D6 (SCL), D7 (SI), CL, FR, and $\overline{\mathrm{DOF}}$ terminals are in a high impedance state.
*7 These are the resistance values for when a 0.1 V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals $(\mathrm{V} 1, \mathrm{~V} 2, \mathrm{~V} 3$, and V 4$)$. These are specified for the operating voltage (3) range.
RON $=0.1 \mathrm{~V} / \Delta \mathrm{I}$ (Where $\Delta \mathrm{I}$ is the current that flows when 0.1 V is applied while the power supply is ON.)
*8 See Table 9-7 for the relationship between the oscillator frequency and the frame rate frequency.
*9 The V5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.

* 10 This is the internal voltage reference supply for the V5 voltage regulator circuit. In the SED1565 Series chips, the temperature range can come in three types as VREG options: (1) approximately $-0.05 \% /{ }^{\circ} \mathrm{C},(2)-$ $0.2 \% /{ }^{\circ} \mathrm{C}$, and (3) external input.
*11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.
The SED1565 is $1 / 9$ biased, SED1566 is $1 / 8$ biased and SED1567 is $1 / 6$ biased.
Does not include the current due to the LCD panel capacity and wiring capacity.
Applicable only when there is no access from the MPU.
*12 It is the value on a model having the VREG option temperature gradient is $-0.05 \% /{ }^{\circ} \mathrm{C}$ when the V 5 voltage regulator internal resistor is used.


## 11. TIMING CHARACTERISTICS

(1) System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)


Figure 37

Table 26

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time Address setup time | A0 | $\begin{aligned} & \text { tAH8 } \\ & \text { tAW8 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | 二 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| System cycle time | A0 | tcyc8 |  | 166 | - | ns |
| Control LOW pulse width (WR) <br> Control LOW pulse width (RD) <br> Control HIGH pulse width (WR) <br> Control HIGH pulse width (RD) | $\begin{aligned} & \overline{\overline{W R}} \\ & \overline{\mathrm{RD}} \\ & \overline{\mathrm{WR}} \\ & \hline \end{aligned}$ | tcclw tCCLR tcchw tcCHR |  | $\begin{aligned} & 30 \\ & 70 \\ & 30 \\ & 30 \\ & \hline \end{aligned}$ | - | ns ns ns ns |
| Data setup time Address hold time | D0 to D7 | $\begin{aligned} & \hline \text { tDS8 } \\ & \text { tDH8 } \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time |  | $\begin{aligned} & \text { tACC8 } \\ & \text { to } \end{aligned}$ | $C L=100 \mathrm{pF}$ | 5 | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Table 27
$\left(\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time Address setup time | A0 | $\begin{aligned} & \hline \text { tAH8 } \\ & \text { taW8 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | ns |
| System cycle time | A0 | tcyc8 |  | 300 | - | ns |
| Control LOW pulse width (WR) Control LOW pulse width ( RD ) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | $\begin{aligned} & \hline \mathrm{WR} \\ & \overline{\mathrm{RD}} \\ & \overline{\mathrm{WR}} \\ & \hline \mathrm{RD} \\ & \hline \end{aligned}$ | tcCLW tcCLR tcchw tcCHR |  | $\begin{gathered} \hline 60 \\ 120 \\ 60 \\ 60 \\ \hline \end{gathered}$ | - | $\begin{aligned} & \hline \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Address hold time | D0 to D7 | $\begin{aligned} & \hline \text { tDS8 } \\ & \text { tDH8 } \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time |  | $\begin{aligned} & \text { tACC8 } \\ & \text { toH8 } \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & 140 \\ & 100 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Table 28

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time Address setup time | A0 | $\begin{aligned} & \hline \text { tAH8 } \\ & \text { tAW8 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| System cycle time | A0 | tcyc8 |  | 1000 | - | ns |
| Control LOW pulse width (WR) Control LOW pulse width (RD) Control HIGH pulse width (WR) Control HIGH pulse width (RD) | $\frac{\mathrm{WR}}{}$ $\frac{\mathrm{RD}}{\mathrm{WR}}$ $\frac{\mathrm{RD}}{}$ | tcclw tcClR tcchw tcCHR |  | $\begin{aligned} & 120 \\ & 240 \\ & 120 \\ & 120 \\ & \hline \end{aligned}$ | 二 | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Address hold time | D0 to D7 | $\begin{aligned} & \text { tDS8 } \\ & \text { tDH8 } \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 30 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\overline{\mathrm{RD}}$ access time Output disable time |  | $\begin{aligned} & \hline \text { tACC8 } \\ & \text { to } 8 \\ & \hline \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & 280 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

*1 The input signal rise time and fall time ( tr , tt ) is specified at 15 ns or less. When the system cycle time is extremely fast, $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tcYC8}-\mathrm{tccLW}-\mathrm{tcCHW})$ for $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC8}-\mathrm{tcCLR}-\mathrm{tcCHR})$ are specified.
*2 All timing is specified using $20 \%$ and $80 \%$ of VDD as the reference.
*3 tcclw and tcclR are specified as the overlap between $\overline{\mathrm{CS} 1}$ being LOW (CS2 $=\mathrm{HIGH})$ and $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ being at the LOW level.
(2) System Bus Read/Write Characteristics 2 ( 6800 Series MPU)


Figure 38

Table 29

| Item |  | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | $\begin{aligned} & \text { tAH6 } \\ & \text { taW6 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| System cycle time |  | A0 | tcyc6 |  | 166 | - | ns |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \hline \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Access time Output disable time |  |  | $\begin{aligned} & \text { tACC6 } \\ & \text { to } 6 \\ & \hline \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable HIGH pulse time | Read Write | E | tEWHR tewhw |  | $\begin{aligned} & 70 \\ & 30 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable LOW pulse time | Read Write | E | tewLR tEWLW |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

Table 30
$\left(\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item |  | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | $\begin{aligned} & \hline \text { tAH6 } \\ & \text { taW6 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| System cycle time |  | A0 | tcyc6 |  | 300 | - | ns |
| Data setup time Data hold time |  | D0 to D7 | tDS6 tDH6 |  | $\begin{aligned} & 40 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Access time Output disable time |  |  | $\begin{aligned} & \hline \text { tACC6 } \\ & \text { toH6 } \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & \hline 140 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable HIGH pulse time | Read Write | E | tewhr tewhw |  | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable LOW pulse time | Read Write | E | tEWLR tEWLW |  | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | - | ns |

Table 31

| Item |  | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | $\begin{aligned} & \text { tAH6 } \\ & \text { tAW6 } \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \text { ns } \\ & \hline \end{aligned}$ |
| System cycle time |  | A0 | tcyc6 |  | 1000 | - | ns |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \hline \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 30 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Access time Output disable time |  |  | $\begin{aligned} & \text { tACC6 } \\ & \text { toH6 } \end{aligned}$ | $\mathrm{CL}=100 \mathrm{pF}$ | $\overline{10}$ | $\begin{aligned} & 280 \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable HIGH pulse time | Read Write | E | tEWHR tewhw |  | $\begin{aligned} & 240 \\ & 120 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Enable LOW pulse time | Read Write | E | tEWLR tewlw |  | $\begin{aligned} & \hline 120 \\ & 120 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

*1 The input signal rise time and fall time ( tr , tf ) is specified at 15 ns or less. When the system cycle time is extremely fast, $\left(\mathrm{tr}_{\mathrm{r}}+\mathrm{tf}\right) \leq(\mathrm{tCYC6}-\mathrm{tEWLW}-\mathrm{tEWHW})$ for $\left(\mathrm{tr}_{\mathrm{r}}+\mathrm{t} f\right) \leq(\mathrm{tCYC6}-\mathrm{tEWLR}-\mathrm{tEWHR})$ are specified.
*2 All timing is specified using $20 \%$ and $80 \%$ of VDD as the reference.
*3 tEWLW and tEWLR are specified as the overlap between CS1 being LOW (CS2 $=\mathrm{HIGH})$ and E .

## (3) The Serial Interface



Figure 39

Table 32

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial Clock Period | SCL | tsCYC |  | 200 | - | ns |
| SCL HIGH pulse width |  | tSHW |  | 75 | - | ns |
| SCL LOW pulse width |  | tsLW |  | 75 | - | ns |
| Address setup time | AO | tSAS |  | 50 | - | ns |
| Address hold time |  | tSAH |  | 50 | - | ns |
| Data setup time | SI | tSDS |  | 50 | - | ns |
| Data hold time |  | tSDH |  | 100 | - | ns |
| CS-SCL time | CS | tCSS |  |  |  |  |
|  |  | tCSH |  | 100 | - | ns |

Table 33
$\left(\mathrm{VDD}=2.7 \mathrm{~V}\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial Clock Period SCL HIGH pulse width SCL LOW pulse width | SCL | $\begin{aligned} & \hline \text { tscyc } \\ & \text { tsHw } \\ & \text { tsLw } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 100 \\ & 100 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Address setup time Address hold time | A0 | $\begin{aligned} & \hline \text { tSAS } \\ & \text { tSAH } \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | 二 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Data setup time Data hold time | SI | tsDS tsDH |  | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| CS-SCL time | CS | tcss tcsi |  | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Table 34
$\left(\mathrm{VDD}=1.8 \mathrm{~V}\right.$ to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Item | Signal | Symbol | Condition | Rating |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial Clock Period SCL HIGH pulse width SCL LOW pulse width | SCL | tscyc tshw tsLw |  | $\begin{aligned} & 400 \\ & 150 \\ & 150 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Address setup time Address hold time | A0 | tsas tsah |  | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Data setup time Data hold time | SI | tsDS tsDH |  | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | - | ns |
| CS-SCL time | CS | $\begin{aligned} & \hline \text { tcss } \\ & \text { tcse } \end{aligned}$ |  | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |

*1 The input signal rise and fall time ( tr , tf ) are specified at 15 ns or less.
*2 All timing is specified using $20 \%$ and $80 \%$ of VDD as the standard.

## (4) Display Control Output Timing



Figure 40

Table 35

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | CL $=50 \mathrm{pF}$ | - | 10 | 40 | ns |

Table 36

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | $\mathrm{CL}=50 \mathrm{pF}$ | - | 20 | 80 | ns |

Table 37

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
|  | FR | tDFR | $\mathrm{CL}=50 \mathrm{pF}$ | - | 50 | 200 | ns |

*1 Valid only when the master mode is selected.
*2 All timing is based on $20 \%$ and $80 \%$ of VDD.

## Reset Timing



Figure 41

Table 38

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 0.5 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | trw |  | 0.5 | - | - | us |

Table 39

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | trw |  | 1 | - | - | $\mu \mathrm{s}$ |

Table 40

| Item | Signal | Symbol | Condition | Rating |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1.5 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | trw |  | 1.5 | - | - | $\mu \mathrm{s}$ |

*1 All timing is specified with $20 \%$ and $80 \%$ of VDD as the standard.

## 12. THE MPU INTERFACE (REFERENCE EXAMPLES)

The SED1565 Series can be connected to either $80 \times 86$ Series MPUs or to 68000 Series MPUs. Moreover, using the serial interface it is possible to operate the SED1565 series chips with fewer signal lines.
The display area can be enlarged by using multiple SED1565 Series chips. When this is done, the chip select signal can be used to select the individual ICs to access.
(1) 8080 Series MPUs


Figure 42-1
(2) 6800 Series MPUs


Figure 42-2
(3) Using the Serial Interface


Figure 42-3

## 13. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)

The liquid crystal display area can be enlarged with ease through the use of multiple SED1565 Series chips. Use a same equipment type.
(1) SED1565 (master) $\leftrightarrow$ SED1565 (slave)


Figure 43

## 14. CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES)

The liquid crystal display area can be enlarged with ease through the use of multiple SED1565 Series chips. Use a same equipment type, in the composition of these chips.
(1) Single-chip Structure


Figure 44-1
(2) Double-chip Structure, \#1


Figure 44-2

## 15. A SAMPLE TCP PIN ASSIGNMENT

## SED1565Tob TCP Pin Layout

Note: The following does not specify dimensions of the TCP pins.
An example

16. EXTERNAL VIEW OF TCP PINS
Y(



Section A
Output terminal pattern shape

## 9. SED1570 Series

## Contents

GENERAL DESCRIPTION ..... 9-1
FEATURES ..... 9-1
PAD DIMENSIONS ..... 9-1
PAD COORDINATES ..... 9-2
PIN DESCRIPTION ..... 9-4
BLOCK DIAGRAM ..... 9-5
BLOCK DESCRIPTION ..... 9-6
Enable Shift Register ..... 9-6
Enable Control and Data Control ..... 9-6
Display RAM ..... 9-6
Low Address Counter Decoder ..... 9-6
Data Register ..... 9-6
Control Circuit ..... 9-6
Latch ..... 9-6
Level Shifter ..... 9-6
LCD Driver ..... 9-6
Self-Refresh Function ..... 9-7
Timing Diagram ..... 9-8
ABSOLUTE MAXIMUM RATINGS ..... 9-10
ELECTRICAL CHARACTERISTICS ..... 9-11
DC Characteristics ..... 9-11
AC Timing ..... 9-12
Output Timing ..... 9-13
LCD DRIVER POWER SUPPLY ..... 9-14
Generating LCD Drive Voltages ..... 9-14
System Power-up ..... 9-14
EXAMPLE OF APPLICATION ..... 9-15

## GENERAL DESCRIPTION

The SED1570 is an 80 output segment (column) driver with an internal display RAM. This drive is suitable for driving a dot matrix LCD panel; from a mid-range capacity dot matrix LCD panel to a CGA class dot matrix LCD panel. This device is used with the SED1635.
The display data is stored in the internal display RAM and an LCD panel drive signal is generated. As a result, this device allows configuration of an ultra low power display system since the display data is not transferred unless the display is changed.
In addition, the logic power is low voltage; a wide range of applications is possible.

## FEATURES

- Display duty cycle: $1 / 64-1 / 200$
- LCD driver output: 80 out
- Internal display RAM: $200 \times 80$ bits
- Slim chip
- Ultra low power consumption
- Power VDD - Vss 2.7 V to 5.5 V

$$
\text { Vdd - VEE } \quad 8.0 \mathrm{~V} \text { to } 20 \mathrm{~V}
$$

- High speed and low power date transfer by the 4-bit bus enables chain method
- Non-bias display off function
- Output shift direction-pin selection
- Adjustable LCD power offset bias for VDD level
- Package Chip SED1570D0A (Al pad) SED1570D0B (Au bump)


## PAD DIMENSIONS



| Chip Size | $8.04 \mathrm{~mm} \times 3.51 \mathrm{~mm}$ |
| :--- | :--- |
| Pad Center Size | $100 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$ |
| Pad Pitch | $170 \mu \mathrm{~m}(\mathrm{Min})$. |
| Chip Thickness | $400 \mu \mathrm{~m} \pm 25 \mu \mathrm{~m}(\mathrm{Al} \mathrm{Pad})$ |
|  |  |
| Bump Size | $92 \mu \mathrm{~m} \times 82 \mu \mathrm{~m}$ |
| Pump Pitch | $170 \mu \mathrm{~m}($ Min. $)$ |
| Chip Thickness | $525 \mu \mathrm{~m}$ |
| Bump Height | $17 \sim 28 \mu \mathrm{~m}$ (reference) |

PAD COORDINATES
SED1570 Pad Center Coordinates (Al-pad)

| $\begin{aligned} & \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y | $\begin{aligned} & \hline \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\times 75$ | 3640 | 1595 | 41 | X 16 | -3862 | -78 |
| 2 | $\times 76$ | 3432 | 1595 | 42 | X 17 | -3862 | -248 |
| 3 | X 77 | 3224 | 1595 | 43 | X 18 | -3862 | -418 |
| 4 | $\times 78$ | 3016 | 1595 | 44 | X 19 | -3862 | -588 |
| 5 | X 79 | 2808 | 1595 | 45 | X 20 | -3862 | -758 |
| 6 | X 80 | 2600 | 1595 | 46 | X 21 | -3862 | -928 |
| 7 | ElO2 | 2340 | 1595 | 47 | X 22 | -3862 | -1098 |
| 8 | Vdd | 2080 | 1595 | 48 | X 23 | -3862 | -1268 |
| 9 | SHL | 1820 | 1595 | 49 | X 24 | -3862 | -1438 |
| 10 | Do | 1560 | 1595 | 50 | X 25 | -3641 | -1595 |
| 11 | D1 | 1300 | 1595 | 51 | X 26 | -3406 | -1595 |
| 12 | D2 | 1040 | 1595 | 52 | X 27 | -3171 | -1595 |
| 13 | D3 | 780 | 1595 | 53 | X 28 | -2936 | -1595 |
| 14 | YD | 520 | 1595 | 54 | X 29 | -2701 | -1595 |
| 15 | Vee | 260 | 1595 | 55 | X 30 | -2466 | -1595 |
| 16 | V5 | 0 | 1595 | 56 | X 31 | -2231 | -1595 |
| 17 | V3 | -260 | 1595 | 57 | X 32 | -1996 | -1595 |
| 18 | V2 | -520 | 1595 | 58 | X 33 | -1761 | -1595 |
| 19 | Vo | -780 | 1595 | 59 | X 34 | -1526 | -1595 |
| 20 | FR | -1040 | 1595 | 60 | X 35 | -1291 | -1595 |
| 21 | XSCL | -1300 | 1595 | 61 | X 36 | -1056 | -1595 |
| 22 | $\overline{\text { DOFF }}$ | -1560 | 1595 | 62 | X 37 | -821 | -1595 |
| 23 | LP | -1820 | 1595 | 63 | X 38 | -586 | -1595 |
| 24 | Vss | -2080 | 1595 | 64 | X 39 | -351 | -1595 |
| 25 | EIO1 | -2340 | 1595 | 65 | X 40 | -116 | -1595 |
| 26 | X 1 | -2600 | 1595 | 66 | X 41 | 119 | -1595 |
| 27 | X 2 | -2808 | 1595 | 67 | X 42 | 354 | -1595 |
| 28 | $\times 3$ | -3016 | 1595 | 68 | X 43 | 589 | -1595 |
| 29 | X 4 | -3224 | 1595 | 69 | X 44 | 824 | -1595 |
| 30 | X 5 | -3432 | 1595 | 70 | X 45 | 1059 | -1595 |
| 31 | X 6 | -3640 | 1595 | 71 | X 46 | 1294 | -1595 |
| 32 | X 7 | -3862 | 1452 | 72 | X 47 | 1530 | -1595 |
| 33 | X 8 | -3862 | 1282 | 73 | X 48 | 1765 | -1595 |
| 34 | X 9 | -3862 | 1112 | 74 | X 49 | 2000 | -1595 |
| 35 | X 10 | -3862 | 942 | 75 | X 50 | 2235 | -1595 |
| 36 | X 11 | -3862 | 772 | 76 | X 51 | 2470 | -1595 |
| 37 | X 12 | -3862 | 602 | 77 | X 52 | 2705 | -1595 |
| 38 | X 13 | -3862 | 432 | 78 | X 53 | 2940 | -1595 |
| 39 | X 14 | -3862 | 262 | 79 | X 54 | 3175 | -1595 |
| 40 | X 15 | -3862 | 92 | 80 | X 55 | 3410 | -1595 |


| $\begin{aligned} & \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 81 | $\times 56$ | 3645 | -1595 |
| 82 | $\times 57$ | 3862 | -1438 |
| 83 | X 58 | 3862 | -1268 |
| 84 | X 59 | 3862 | -1098 |
| 85 | X 60 | 3862 | -928 |
| 86 | X 61 | 3862 | -758 |
| 87 | X 62 | 3862 | -588 |
| 88 | X 63 | 3862 | -418 |
| 89 | X 64 | 3862 | -248 |
| 90 | X 65 | 3862 | -78 |
| 91 | X 66 | 3862 | 92 |
| 92 | X 67 | 3862 | 262 |
| 93 | X 68 | 3862 | 432 |
| 94 | X 69 | 3862 | 602 |
| 95 | X 70 | 3862 | 772 |
| 96 | X 71 | 3862 | 942 |
| 97 | X 72 | 3862 | 1112 |
| 98 | $\times 73$ | 3862 | 1282 |
| 99 | X 74 | 3862 | 1452 |

(Au-bump)

| $\begin{aligned} & \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | $\times 75$ | 3640 | 1601 |
| 2 | $\times 76$ | 3432 | 4 |
| 3 | X 77 | 3224 |  |
| 4 | $\times 78$ | 3016 |  |
| 5 | X 79 | 2808 |  |
| 6 | X 80 | 2600 |  |
| 7 | EIO2 | 2340 |  |
| 8 | VDd | 2080 |  |
| 9 | SHL | 1820 |  |
| 10 | Do | 1560 |  |
| 11 | D1 | 1300 |  |
| 12 | D2 | 1040 |  |
| 13 | D3 | 780 |  |
| 14 | YD | 520 |  |
| 15 | Vee | 260 |  |
| 16 | V5 | 0 |  |
| 17 | V3 | -260 |  |
| 18 | V2 | -520 |  |
| 19 | Vo | -780 |  |
| 20 | FR | -1040 |  |
| 21 | XSCL | -1300 |  |
| 22 | $\overline{\text { DOFF }}$ | -1560 |  |
| 23 | LP | -1820 |  |
| 24 | Vss | -2080 |  |
| 25 | EIO1 | -2340 |  |
| 26 | X 1 | -2600 |  |
| 27 | X 2 | -2808 |  |
| 28 | X 3 | -3016 |  |
| 29 | X 4 | -3224 |  |
| 30 | X 5 | -3432 |  |
| 31 | X 6 | -3640 |  |
| 32 | $\times 7$ | -3868 | 1452 |
| 33 | X 8 | 4 | 1282 |
| 34 | X 9 |  | 1112 |
| 35 | X 10 |  | 942 |
| 36 | X 11 |  | 772 |
| 37 | X 12 |  | 602 |
| 38 | X 13 |  | 432 |
| 39 | X 14 |  | 262 |
| 40 | X 15 |  | 92 |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 41 | X 16 | -3868 | -78 |
| 42 | X 17 | 4 | -248 |
| 43 | X 18 |  | -418 |
| 44 | X 19 |  | -588 |
| 45 | X 20 |  | -758 |
| 46 | X 21 |  | -928 |
| 47 | X 22 |  | -1098 |
| 48 | X 23 |  | -1268 |
| 49 | X 24 |  | -1438 |
| 50 | X 25 | -3641 | -1601 |
| 51 | X 26 | -3406 | 4 |
| 52 | X 27 | -3171 |  |
| 53 | X 28 | -2936 |  |
| 54 | X 29 | -2701 |  |
| 55 | X 30 | -2466 |  |
| 56 | X 31 | -2231 |  |
| 57 | X 32 | -1996 |  |
| 58 | X 33 | -1761 |  |
| 59 | X 34 | -1526 |  |
| 60 | X 35 | -1291 |  |
| 61 | X 36 | -1056 |  |
| 62 | X 37 | -821 |  |
| 63 | X 38 | -586 |  |
| 64 | X 39 | -351 |  |
| 65 | X 40 | -116 |  |
| 66 | X 41 | 119 |  |
| 67 | X 42 | 354 |  |
| 68 | X 43 | 589 |  |
| 69 | X 44 | 824 |  |
| 70 | X 45 | 1059 |  |
| 71 | X 46 | 1294 |  |
| 72 | X 47 | 1530 |  |
| 73 | X 48 | 1765 |  |
| 74 | X 49 | 2000 |  |
| 75 | X 50 | 2235 |  |
| 76 | X 51 | 2470 |  |
| 77 | X 52 | 2705 |  |
| 78 | X 53 | 2940 |  |
| 79 | X 54 | 3175 |  |
| 80 | X 55 | 3410 |  |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 81 | X 56 | 3645 | -1601 |
| 82 | X 57 | 3868 | -1438 |
| 83 | X 58 | 4 | -1268 |
| 84 | X 59 |  | -1098 |
| 85 | X 60 |  | -928 |
| 86 | X 61 |  | -758 |
| 87 | X 62 |  | -588 |
| 88 | X 63 |  | -418 |
| 89 | X 64 |  | -248 |
| 90 | X 65 |  | -78 |
| 91 | X 66 |  | 92 |
| 92 | X 67 |  | 262 |
| 93 | X 68 |  | 432 |
| 94 | X 69 |  | 602 |
| 95 | X 70 |  | 772 |
| 96 | X 71 |  | 942 |
| 97 | $\times 72$ |  | 1112 |
| 98 | $\times 73$ |  | 1282 |
| 99 | X 74 |  | 1452 |

## PIN DESCRIPTION



## BLOCK DIAGRAM



## BLOCK DESCRIPTION

## Enable Shift Register

The order of the display data latched is reversed by the SHL input.

## Enable Control and Data Control

If the enable signal is disabled ( $\mathrm{EIO}=$ " H "), the internal clock signal and the data bus are fixed to "L". This is a power-save mode.
To use multiple segment drivers, connect in cascade format the EIO pin of each driver, and connect the EIO pin of the first driver to the "Vss" pin.
The enable control circuit automatically detects when the 80 bit data has been read and automatically transfers the enable signal. As a result, a control signal by a control LSI is not necessary.

## Display RAM

This is a static RAM ( $200 \times 80$ bits) that stores the LCD data.
The display RAM data (80 bit) for the low address is read out to the latch with the trailing edge of the LP signal. In addition, with the trailing edge of the LP signal, the contents of the data register is moved to the write register. The contents of the write register are then written in the display RAM area for the low address. The low address is then incremented.
If the XSCL signal does not come in after the trailing edge of the LP signal, the mode is changed to the selfrefresh mode. The write register does not write data in the display RAM and the low address is incremented. The mode is then changed to the read out mode to read the next line.

## Low Address Counter Decoder

This selects a line of the display RAM in sequence. This decoder catches the " H " of the YD signal at the trailing edge of the LP signal, and resets the low address counter. It then initialize the selected address of the display RAM. In a normal operation, the decoder is incremented after the writing operation into the display RAM. (The writing operation is caused by the trailing edge of the LP signal.) In the self-refresh mode, the decoder is incremented without the writing operation into the display RAM.

## Data Register

This 80 bit register controls the write operation into the display RAM. The data is written in the display RAM with the trailing edge of the LP signal. In the self-refresh mode, the data is not written in the display RAM.

## Control Circuit

The control circuit detects the self-refresh mode, allows the write register to write the data into the display RAM, and controls and low address count signal.

## Latch

This reads the 80 bit data for the low address of the display RAM with the trailing edge of the LP signal, and sends the output signal to the level shifter.

## Level Shifter

This is the level interface circuit that converts the signal voltage level from VDD - Vss to VDD - VEE (LCD driver power).

## LCD Driver

The LCD driver outputs the LCD driver voltage. The table below shows the relationship between the display signals (D3 - D0), LCD AC-drive wave form (FR) and the segment output voltage.

| $\overline{\text { DOFF }}$ | D $_{0}-$ D $_{3}$ | FR | X Output Voltage |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $H$ | $V_{0}$ |
|  |  | L | $V_{5}$ |
|  | L | $H$ | $V_{2}$ |
|  |  | L | $V_{3}$ |
| L | - | - | $V_{0}$ |

## Self-Refresh Function

## Setting self-refresh mode

The self-refresh mode functions as follows: if the displayed contents do not change, there is no transfer of the display data from the display controller to the SED1570. The SED1570 automatically detects this and powerdown is displayed.
The SED1570 is set to the self-refresh mode by maintaining the shift clock (XSCLK) in the "L" level for 1 horizontal display period (LP signal cycle) after the row data for 1 line has been input. The SED1570 checks the mode (whether or not the mode is changed to the selfrefresh mode) every 1 horizontal display period. During 1 horizontal display period in which XSCL stops working, the display data is not written into the SED1570 display RAM.
To stop XSCL, terminate display data (D0 - D3) transfer from the display controller (because of the power down), and set XSCL to "H" or "L". At this time, the display control must periodically send the LP, YD, and FR signals to the SED1570 the same way as when data is transferred. The SED1570 inputs these signals, reads the display data periodically from the internal display RAM and refreshes the display.
The display-off function is available in the self-refresh mode.

## Canceling self-refresh mode

The self-refresh mode is canceled as follows: The display controller inputs the shift clock (XSCL) into the SED1570 for one horizontal display period or longer. This should be down with the trailing edge of the LP signal and in the data transfer timing. After the mode is canceled, the line data, which has been sent in the horizontal display period, is written in the display RAM at the time of the next trailing edge of the LP signal. If the SED1570s are connected in cascade format, the self-refresh modes of all SED1570s are not canceled unless the appropriate number of the XSCL clocks for the cascaded SED1570s are entered.

## Timing Diagram

## Sample of $1 / 200$ duty


(1) ~ (n) serial conection number of Driver IC


## Self-refresh mode timing



## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage 1 | Vss | -7.0 to +0.3 | V |
| Supply voltage 2 | Vee | -22.0 to +0.3 | V |
| Supply voltage 3 | $\mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V}_{3}, \mathrm{~V}_{5}$ | Vee -0.3 to VdD +0.3 | V |
| Input voltage | VI | Vss -0.3 to VDD +0.3 | V |
| Output voltage | Vo | Vss -0.3 to VDD +0.3 | V |
| EIO output current | 101 | 20 | mA |
| Operating temperature | Topr | -40 to +85 | deg. C |
| Storage temperature 1 | Tstg1 | -65 to +150 | deg. C |
| Storage temperature 2 | Tstg2 | -55 to +100 | deg. C |

Notes: 1. All voltages are given relative to $\mathrm{VDD}=0 \mathrm{~V}$.
2. For storage temperature 1 - Plastic package For storage temperature 2 - TAB mounted
3. $\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$, and $\mathrm{V}_{5}$ must satisfy the condition $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{0} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{5} \geq$ VEE

4. If the logic power is being floated or if the Vss voltage exceeds -2.5 Vdc during LCD power-on, the LSI chips may be damaged permanently. Take care not to damage the chips especially in the system power on/off sequence.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$\mathrm{V} D \mathrm{D}=\mathrm{V}_{0}=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item |  | Symbol |  | tion | Min. | Typ. | Max. | Unit | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) |  | Vss |  |  | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operation voltage |  | Vee | Vss $=-2.7$ to | 5.5V | -20.0 |  | -8.0 | V | Vee |
| Supply voltage (2) |  | Vo | Recommen | value | Vdd -2.5 |  | VDD | V | Vo |
| Supply voltage (3) |  | V2 | Recommen | value | 2/9 Vee |  |  | V | V2 |
| Supply voltage (4) |  | V3 | Recommen | value |  |  | 7/9 Vee | V | V3 |
| Supply voltage (5) |  | V5 | Recommen | value | Vee |  | Vee +2.5 | V | V5 |
| Input high voltage |  | VIH | $\mathrm{Vss}=-2.7$ to -5.5 V |  | $0.2 \cdot \mathrm{Vss}$ |  |  | V | EIO1, EIO2, |
| Input low voltage |  | VIL |  |  |  |  | $0.8 \cdot \mathrm{Vss}$ | V | $\begin{aligned} & \text { FR, D0 to D3, } \\ & \text { YD, LP, SHL, } \\ & \hline \text { DOFF, XSCL } \end{aligned}$ |
| Output high voltage |  | Voh | Vss $=-2.7$ | $\mathrm{IOH}=-0.6 \mathrm{~mA}$ | Vdd-0.4 |  |  | V | EIO1, ElO2 |
| Output low voltage |  | Vol | to -5.5 V | $\mathrm{IOL}=0.6 \mathrm{~mA}$ |  |  | Vdd +0.4 | V |  |
| Input leakage current |  | ILI | Vss $\leq$ Vin $\leq$ |  |  |  | 2.0 | $\mu \mathrm{A}$ | $\begin{array}{\|c} \hline \text { Do to D3, LP, } \\ \text { FR, YD, XSCL, } \\ \text { SHL, } \overline{\text { DOFF }} \end{array}$ |
| I/O leakage current |  | ILI/O | Vss $\leq$ Vin $\leq$ |  |  |  | 5.0 | $\mu \mathrm{A}$ | ElO1, EIO2 |
| Static current |  | Iss | $\begin{aligned} & \mathrm{V}_{5}=-20.0 \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}, \end{aligned}$ | $\begin{aligned} & 10.0 \mathrm{~V} \\ &= \mathrm{Vss} \end{aligned}$ |  |  | 25 | $\mu \mathrm{A}$ | Vss |
| On resistance |  | Rseg | $\begin{aligned} & \Delta \mathrm{VON}=0.5 \\ & V_{3}=7 / 9 \cdot V_{E} \\ & \mathrm{VEE}^{2}=\mathrm{V}_{5}=- \end{aligned}$ | $\begin{aligned} & V_{0}=\mathrm{VDD}, \\ & 2=2 / 9 \cdot \mathrm{~V} \text { EE } \\ & 0 \mathrm{~V} \end{aligned}$ |  | 1.0 | 1.4 | $\mathrm{K} \Omega$ | X1 to X80 |
| Average current consump tion (1) | Data transfer mode | IDDT | $\begin{aligned} & V S S=-5.0 \\ & V I L=V S S, f x \\ & f L P=14 \mathrm{kHz} \end{aligned}$ <br> Checkered <br> non-burden <br> $\mathrm{V} D \mathrm{D}=\mathrm{V}_{0}=$ <br> $V_{3}=-16 \mathrm{~V}$, | $\begin{aligned} & \mathrm{IH}=\mathrm{VDD} \\ & =4.0 \mathrm{MHz} \\ & \mathrm{R}=70 \mathrm{~Hz} \end{aligned}$ <br> ern, $\begin{aligned} & V_{2}=-4 \mathrm{~V} \\ & E=V_{5}=-20 \mathrm{~V} \end{aligned}$ |  | 0.3 | 0.8 | mA | VDD |
|  | Selfrefresh mode | Idds | $\mathrm{fxSCL}=0 \mathrm{~Hz}$ <br> Another pla <br> IDDT item | Vss <br> is same as |  | 70 | 200 | $\mu \mathrm{A}$ |  |
| Average current consumption (2) |  | Iee | $\begin{aligned} & \text { Vss }=-5.0 \\ & V_{2}=-4 \mathrm{~V}, \mathrm{~V} \\ & \text { IEE }=V_{5}=- \\ & \text { Another plad } \\ & \text { IDDT item } \end{aligned}$ | $\begin{aligned} & 10=0.0 \mathrm{~V} \\ & -16 \mathrm{~V} \\ & 0 \mathrm{~V} \\ & \text { s same as } \end{aligned}$ |  | 25 | 70 | $\mu \mathrm{A}$ | Vee |
| Input capacitance |  | Cl | Freq. $=1 \mathrm{M}$ Simple subs | $\begin{gathered} \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \text { nce of CHIP } \end{gathered}$ |  |  | 8 | pF | $\begin{array}{\|c} \hline \text { Do to D3, LP, } \\ \text { FR, YD, XSCL, } \\ \text { SHL, } \overline{\text { DOFF }} \end{array}$ |
| I/O capacitance |  | CI/o |  |  |  |  | 15 | pF | ElO1, ElO2 |

## AC Timing



Vss $=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle time | tc |  | 150 |  | ns |
| XSCL high level pulse width | twCH |  | 30 |  | ns |
| XSCL low level pulse width | twCL |  | 30 |  | ns |
| Data setup time | tDS |  | 20 |  | ns |
| Data hold time | tDH |  | 15 |  | ns |
| XSCL $\downarrow \rightarrow$ LP $\downarrow$ | tLD |  | 10 |  | ns |
| LP $7 \rightarrow$ XSCL 7 | tLH |  | 70 |  | ns |
| LP high level pulse width | twLH |  | 40 |  | ns |
| LP low level pulse width | twLL |  | 600 |  | ns |
| FR phase difference | tDF |  | -300 | +300 | ns |
| EIO setup time | tsue |  | 35 |  | ns |
| YD setup time | tYDS |  | 40 |  | ns |
| YD hold time | tYDH |  | 40 |  | ns |
| Rise/fall time | tr, tf |  |  | 30 | ns |

$\mathrm{VSS}=-4.5 \mathrm{~V}$ to $-2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle time | tc |  | 250 |  | ns |
| XSCL high level pulse width | twCH |  | 70 |  | ns |
| XSCL low level pulse width | twCL |  | 70 |  | ns |
| Data setup time | tDS |  | 50 |  | ns |
| Data hold time | tDH |  | 50 |  | ns |
| XSCL $7 \rightarrow$ LP 7 | tLD |  | 80 |  | ns |
| LP $7 \rightarrow$ XSCL 7 | tLH |  | 140 |  | ns |
| LP high level pulse width | twLH |  | 75 |  | ns |
| LP low level pulse width | twLL |  | 1200 |  | ns |
| FR phase difference | tDF |  | -300 | +300 | ns |
| EIO setup time | tsue |  | 50 |  | ns |
| YD setup time | tYDS |  | 80 |  | ns |
| YD hold time | tYDH |  | 80 |  | ns |
| Rise/fall time | tr, tf |  |  | 30 | ns |

*: Recommended twLH value = tc

## Output Timing

$\mathrm{V} \mathrm{H}=0.2 \mathrm{Vss}$
V IL $=0.8 \mathrm{Vss}$


| Item | Symbol | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 90 | ns |
| EIO output delay time | tDCL | (EIO) | $\mathrm{Vss}=-2.7 \mathrm{~V}$ |  | 55 | ns |
| LP $\rightarrow$ Xn output delay time | tLSD | $\mathrm{CL}=100 \mathrm{pF}$ |  |  | 400 | ns |
| FR $\rightarrow$ Xn output delay time | tFRSD |  |  |  | 400 | ns |

$\mathrm{VDD}=-4.5 \mathrm{~V}$ to $-2.7 \mathrm{~V}, \mathrm{VEE}=-8.0$ to $-20.0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\begin{aligned} & \mathrm{CL}=15 \mathrm{pF} \\ & \text { (EIO) } \end{aligned}$ |  |  | 150 | ns |
| EIO output delay time | tDCL |  | V SS $=-2.7 \mathrm{~V}$ |  | 95 | ns |
| LP $\rightarrow$ Xn output delay time | tLSD | $\mathrm{CL}=100 \mathrm{pF}$ |  |  | 800 | ns |
| $\mathrm{FR} \rightarrow \mathrm{Xn}$ output delay time | tFRSD |  |  |  | 800 | ns |

## LCD DRIVER POWER SUPPLY

## Generating LCD Drive Voltages

To obtain individual voltage levels for LCD driver, register-split the potential between VEE - VDD and drive the LCD with the voltage follower using the operation amplifier. When using an operation amplifier, $\mathrm{V}_{0}$ and Vdd, V5 and Vee are separated.
However, if the potential of $\mathrm{V}_{0}$ is lower than Vdd potential or V5 is higher than Vee and the potential difference increases, the LCD driver capability decreases. To avoid this, set Vdd and V0 or V5 and Vee within 0 V to 2.5 V . If an operation amplifier is not used, connect $\mathrm{V}_{0}$ and Vdd, V5 and Vee.
If there are direct resistors on the VEE (VDD) power line, voltage falls in VEE (VDD) at the LSI power pins. This is caused by IDD (IEE) at the time of signal change. As a result, the relationship ( $\mathrm{VDD}_{\mathrm{D}} \geq \mathrm{V}_{0} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{5} \geq \mathrm{VEE}$ ) for intermediate potential of LCD can not be maintained and the LSI may be damaged.
To insert a protective resistor, the voltage must be stabilized according to the capacity.

## System Power-up

This LSI has high LCD drive voltage. As a result, if the logic power is being floated or if the Vss voltage is kept above -2.5 Vdc and high voltage is applied in the LCD driver, the LSI may be damaged because of the excess current.
Until the LCD drive voltage is stabilized, use the display off function ( $\overline{\mathrm{DOFF}}$ ) to set the potential of the LCD drive output to V0 level.
Follow the sequence given below when turning the power on/off.
To turn on the power - Turn on the logic power
$\rightarrow$ Turn the LCD driver on.
(On turn them on simultaneously.)
To turn off the power - Turn off the LCD driver
$\rightarrow$ Turn off the logic power.
(Or turn them off simultaneously.)
To avoid excess current, insert the high-speed fuse in series with the LCD power. Select the appropriate value for a protective resistor according to the capacity of a LCD cell.

$\mathrm{t} 1, \mathrm{t} 2, \mathrm{t} 3 \geq 0 \mathrm{~s}$

## EXAMPLE OF APPLICATION

## Constitution of LCD



## 10. SED1575 Series

Rev. 3.1

## Contents

1. DESCRIPTION ..... 10-1
2. FEATURES ..... 10-1
3. BLOCK DIAGRAM ..... 10-3
4. PIN ASSIGNMENT ..... 10-4
5. PIN DESCRIPTION ..... 10-14
6. FUNCTION DESCRIPTION ..... 10-18
7. COMMAND ..... 10-38
8. ABSOLUTE MAXIMUM RATINGS ..... 10-54
9. DC CHARACTERISTICS ..... 10-55
10. TIMING CHARACTERISTICS ..... 10-62
11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE ..... $10-70$
12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE ..... 10-71
13. LCD PANEL WIRING: REFERENCE ..... 10-72
14. TCP PIN LAYOUT ..... 10-73
15. TCP DIMENSIONS ..... 10-74
16. TEMPERATURE SENSOR CIRCUIT ..... 10-75

## 1. DESCRIPTION

The 1575 series is a 1 -chip dot matrix liquid crystal driver that can be connected to the bus of a microcomputer. It stores the 8-bit parallel or serial display data sent from the microcomputer in the built-in display data RAM and generates liquid crystal drive signals independently of the microcomputer. Since it incorporates $65 \times 200$ bits of the display data RAM and the one-dot pixel of the liquid crystal panel and one bit of the built-in RAM have a one-to-one correspondence, it enables display with the high degree of freedom.
The SED1575 series incorporates 65 circuits of the common output and 168 circuits of the segment output and can display $65 \times 168$ dots (capable of displaying 10 columns $\times 4$ rows of a $16 \times 16$ dot kanji font) using the single chip. The SED1577 Series incorporates 33 circuits of the common output and 200 circuits of the segment output and can display $33 \times 200$ dots (capable of displaying 12 columns $\times 2$ rows of a $16 \times 16$ dot kanji font). The SED1578 series incorporates 17 circuits of the common output and 200 circuits of the segment output and can display $17 \times 200$ dots (capable of displaying 12 columns $\times 1$ rows of a $16 \times 16$ dot kanji font). It can also expand the display capacity by using the two chips for the master and slave configuration. Incorporating an analog temperature sensor circuit, the SED1575*A* can be used to constitute a system to provide optimum LCD contrast throughout a wide temperature range without need for use of supplementary parts such as the thermistor, under controls of a microcomputer.
Since the read/write operation of the display data RAM does not require external operation clocks, the SED1575 series can be operated with the minimum current consumption. Since it also incorporates a liquid crystal drive power supply with low current consumption, liquid crystal drive power supply voltage adjusting resistor, and display clock CR oscillator circuit, it can provide a display system for high performance handy equipment with the minimum current consumption and the minimum parts configuration.

## 2. FEATURES

- Direct display of RAM data using the display data RAM
RAM bit data " 1 " .... goes on.
" 0 " .... goes off (at display normal rotation).
- RAM capacity
$65 \times 200=13,000$ bits
- Liquid crystal drive circuit The SED1575 Series 65 circuits for the common output and 168 circuits for the segment output

The SED1577 Series
33 circuits for the common output and 200 circuits for the segment output
The SED1578 Series
17 circuits for the common output and 200 circuits for the segment output

- High-speed 8-bit MPU interface (Both the 80 and 68 series MUPs can directly be connected.)/serial interface enabled
- Abundant command functions

Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON

- Built-in static drive circuit for indicators (One set, blinking speed variable)
- Built-in power supply circuit for low power supply liquid crystal drive
Booster circuit (Boosting magnification - double, triple, quadruple, boosting reference power supply external input enabled)
- $3 \%$ high accuracy alternating current voltage adjusting circuit (Temperature gradient: $-0.05 \% /{ }^{\circ} \mathrm{C}$ )
Built-in V5 voltage adjusting resistor, built-in V1 to V4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Ultra-low power consumption
- Built-in temperature sensor circuit (SED1575DAB)
- Power supplies

Logic power supply: VDD - Vss $=2.4$ to 3.6 V

$$
(\text { SED1575*3*, SED1577*3*) }
$$

VDD - Vss $=3.6$ to 5.5 V
(SED1575* ${ }^{*}$, SED1577* ${ }^{*}$, SED1578* $0^{*}$ )
Boosting reference power supply: VDD $-\mathrm{VsS}=1.8$ to 6.0 V

Liquid crystal drive power supply: V5 - VDD $=-4.5$ to -18.0 V (SED1575***) /-4.5 V to -16.0 V (SED1577***) /-4.5 V to -10.0 (SED1578***)

- Wide operating temperature range -40 to $85^{\circ} \mathrm{C}$
- CMOS process
- Shipping form Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.


## Series specification

| Product <br> name | Voltage <br> [V] | Duty | Bias | SEG Dr | COM Dr | VREG temperature <br> gradient | Shipping <br> form |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1575D0B | -3.6 to -5.5 | $1 / 65$ | $1 / 9,1 / 7$ | 168 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED1575DAB | -3.6 to -5.5 | $1 / 65$ | $1 / 9,1 / 7$ | 168 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED1575D3B | -2.4 to -3.6 | $1 / 65$ | $1 / 9,1 / 7$ | 168 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED1575T0A | -3.6 to -5.5 | $1 / 65$ | $1 / 9,1 / 7$ | 168 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | TCP |
| SED1575T3A | -2.4 to -3.6 | $1 / 65$ | $1 / 9,1 / 7$ | 168 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | TCP |
| SED1577D0B | -3.6 to -5.5 | $1 / 33$ | $1 / 6,1 / 5$ | 200 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED1577D | -2.4 to -3.6 | $1 / 33$ | $1 / 6,1 / 5$ | 200 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED1577T $0^{*} *$ | -3.6 to -5.5 | $1 / 33$ | $1 / 6,1 / 5$ | 200 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | TCP |
| SED1577T3 ${ }^{*}$ | -2.4 to -3.6 | $1 / 33$ | $1 / 6,1 / 5$ | 200 | 33 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | TCP |
| SED1578D0B | -3.6 to -5.5 | $1 / 17$ | $1 / 6,1 / 5$ | 200 | 17 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |

* Specifications for circuits other than the temperature sensor circuit are the same as those of the SED1575Dob.


## 3. BLOCK DIAGRAM

## Example: SED1575***



## 4. PIN ASSIGNMENT

## Chip Specification



| Item | Size |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Chip size | 13.30 | $\times$ | 2.81 | mm |
| Chip thickness | 0.625 |  |  | mm |
| Bump pitch | 71 (Min.) |  |  | $\mu \mathrm{m}$ |
| Bump size | PAD No.1 to 93 | 85 | $\times$ | 85 |
|  | $\mu \mathrm{~m}$ |  |  |  |
| PAD No.94 | 85 | $\times$ | 73 | $\mu \mathrm{~m}$ |
| PAD No.95 to 127 | 85 | $\times$ | 47 | $\mu \mathrm{~m}$ |
| PAD No.128 | 85 | $\times$ | 73 | $\mu \mathrm{~m}$ |
| PAD No.129 | 73 | $\times$ | 85 | $\mu \mathrm{~m}$ |
| PAD No.130 to 301 | 47 | $\times$ | 85 | $\mu \mathrm{~m}$ |
| PAD No.302 | 73 | $\times$ | 85 | $\mu \mathrm{~m}$ |
| PAD No.303 | 86 | $\times$ | 73 | $\mu \mathrm{~m}$ |
| PAD No.304 to 336 | 85 | $\times$ | 47 | $\mu \mathrm{~m}$ |
| PAD No.337 | 85 | $\times$ | 73 | $\mu \mathrm{~m}$ |
| Bump height | 17 (Typ.) |  |  |  |

SED1575*** PAD Central Coordinates

Unit: $\mu \mathrm{m}$

| PAD No. | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 6195 | 1246 |
| 2 | (NC) | 6059 |  |
| 3 | SYNC | 5922 |  |
| 4 | FRS | 5786 |  |
| 5 | FR | 5649 |  |
| 6 | CL | 5513 |  |
| 7 | DOF | 5376 |  |
| 8 | SYNC | 5240 |  |
| 9 | Vss | 5103 |  |
| 10 | CS1 | 4967 |  |
| 11 | CS2 | 4830 |  |
| 12 | VDD | 4694 |  |
| 13 | RES | 4557 |  |
| 14 | A0 | 4421 |  |
| 15 | Vss | 4284 |  |
| 16 | $\overline{\mathrm{WR}, \mathrm{R}}$ / $\overline{\mathrm{W}}$ | 4148 |  |
| 17 | RD, E | 4011 |  |
| 18 | VDd | 3875 |  |
| 19 | D0 | 3738 |  |
| 20 | D1 | 3602 |  |
| 21 | D2 | 3465 |  |
| 22 | D3 | 3329 |  |
| 23 | D4 | 3192 |  |
| 24 | D5 | 3056 |  |
| 25 | D6 (SCL) | 2919 |  |
| 26 | D7 (SI) | 2783 |  |
| 27 | VDD | 2646 |  |
| 28 | VDd | 2512 |  |
| 29 | VDD | 2378 |  |
| 30 | VDD | 2245 |  |
| 31 | VDD | 2111 |  |
| 32 | Vss | 1977 |  |
| 33 | Vss | 1843 |  |
| 34 | Vss | 1709 |  |
| 35 | Vss2 | 1575 |  |
| 36 | Vss2 | 1441 |  |
| 37 | Vss2 | 1307 |  |
| 38 | Vss2 | 1173 |  |
| 39 | Vss2 | 1039 |  |
| 40 | (NC) | 906 |  |
| 41 | Vout | 772 |  |
| 42 | Vout | 638 |  |
| 43 | CAP3- | 504 |  |
| 44 | CAP3- | 370 |  |
| 45 | (NC) | 236 |  |
| 46 | CAP1+ | 102 |  |
| 47 | CAP1+ | -32 |  |
| 48 | CAP1- | -166 |  |
| 49 | CAP1- | -300 |  |
| 50 | CAP2- | -433 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | CAP2- | -567 | 1246 |
| 52 | CAP2+ | -701 |  |
| 53 | CAP2+ | -835 |  |
| 54 | Vss | -969 |  |
| 55 | Vss | -1103 |  |
| 56 | VRS | -1237 |  |
| 57 | VRS | -1371 |  |
| 58 | VDD | -1505 |  |
| 59 | VDD | -1639 |  |
| 60 | V1 | -1772 |  |
| 61 | $\mathrm{V}_{1}$ | -1906 |  |
| 62 | V2 | -2040 |  |
| 63 | V2 | -2174 |  |
| 64 | (NC) | -2308 |  |
| 65 | V3 | -2442 |  |
| 66 | V3 | -2576 |  |
| 67 | V4 | -2710 |  |
| 68 | V4 | -2844 |  |
| 69 | V5 | -2978 |  |
| 70 | V5 | -3111 |  |
| 71 | (NC) | -3245 |  |
| 72 | VR | -3379 |  |
| 73 | TEST1 | -3513 |  |
| 74 | TEST2 | -3647 |  |
| 75 | TEST3 | -3781 |  |
| 76 | TEST4 | -3915 |  |
| 77 | VDD | -4049 |  |
| 78 | M/S | -4185 |  |
| 79 | CLS | -4322 |  |
| 80 | Vss | -4458 |  |
| 81 | C86 | -4595 |  |
| 82 | P/S | -4731 |  |
| 83 | VDD | -4868 |  |
| 84 | HPM | -5004 |  |
| 85 | Vss | -5141 |  |
| 86 | IRS | -5277 |  |
| 87 | VDD | -5414 |  |
| 88 | TEST5 | -5550 |  |
| 89 | TEST6 | -5687 |  |
| 90 | TEST7 | -5836 |  |
| 91 | TEST8 | -5956 |  |
| 92 | TEST9 | -6076 |  |
| 93 | (NC) | -6195 | $\checkmark$ |
| 94 | (NC) | -6474 | 1248 |
| 95 | COM31 |  | 1163 |
| 96 | COM30 |  | 1090 |
| 97 | COM29 |  | 1017 |
| 98 | COM28 |  | 945 |
| 99 | COM27 |  | 872 |
| 100 | COM26 | $\checkmark$ | 799 |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | COM25 | -6474 | 727 |
| 102 | COM24 |  | 654 |
| 103 | COM23 |  | 581 |
| 104 | COM22 |  | 509 |
| 105 | COM21 |  | 436 |
| 106 | COM20 |  | 363 |
| 107 | COM19 |  | 291 |
| 108 | COM18 |  | 218 |
| 109 | COM17 |  | 145 |
| 110 | COM16 |  | 73 |
| 111 | COM15 |  | 0 |
| 112 | COM14 |  | -73 |
| 113 | COM13 |  | -145 |
| 114 | COM12 |  | -218 |
| 115 | COM11 |  | -291 |
| 116 | COM10 |  | -363 |
| 117 | COM9 |  | -436 |
| 118 | COM8 |  | -509 |
| 119 | COM7 |  | -581 |
| 120 | COM6 |  | -654 |
| 121 | COM5 |  | -727 |
| 122 | COM4 |  | -800 |
| 123 | COM3 |  | -872 |
| 124 | COM2 |  | -945 |
| 125 | COM1 |  | -1018 |
| 126 | COM0 |  | -1090 |
| 127 | COMS |  | -1163 |
| 128 | (NC) | V | -1248 |
| 129 | (NC) | -6232 | -1246 |
| 130 | (NC) | -6147 |  |
| 131 | (NC) | -6075 |  |
| 132 | SEG0 | -6002 |  |
| 133 | SEG1 | -5930 |  |
| 134 | SEG2 | -5859 |  |
| 135 | SEG3 | -5787 |  |
| 136 | SEG4 | -5715 |  |
| 137 | SEG5 | -5643 |  |
| 138 | SEG6 | -5571 |  |
| 139 | SEG7 | -5499 |  |
| 140 | SEG8 | -5427 |  |
| 141 | SEG9 | -5355 |  |
| 142 | SEG10 | -5283 |  |
| 143 | SEG11 | -5212 |  |
| 144 | SEG12 | -5140 |  |
| 145 | SEG13 | -5068 |  |
| 146 | SEG14 | -4996 |  |
| 147 | SEG15 | -4924 |  |
| 148 | SEG16 | -4852 |  |
| 149 | SEG17 | -4780 |  |
| 150 | SEG18 | -4708 | $\checkmark$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y | $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 151 | SEG19 | -4636 | -1246 | 201 | SEG69 | -1042 | -1246 |
| 152 | SEG20 | -4564 |  | 202 | SEG70 | -970 |  |
| 153 | SEG21 | -4493 |  | 203 | SEG71 | -898 |  |
| 154 | SEG22 | -4421 |  | 204 | SEG72 | -826 |  |
| 155 | SEG23 | -4349 |  | 205 | SEG73 | -754 |  |
| 156 | SEG24 | -4277 |  | 206 | SEG74 | -682 |  |
| 157 | SEG25 | -4205 |  | 207 | SEG75 | -611 |  |
| 158 | SEG26 | -4133 |  | 208 | SEG76 | -539 |  |
| 159 | SEG27 | -4061 |  | 209 | SEG77 | -467 |  |
| 160 | SEG28 | -3989 |  | 210 | SEG78 | -395 |  |
| 161 | SEG29 | -3917 |  | 211 | SEG79 | -323 |  |
| 162 | SEG30 | -3846 |  | 212 | SEG80 | -251 |  |
| 163 | SEG31 | -3774 |  | 213 | SEG81 | -179 |  |
| 164 | SEG32 | -3702 |  | 214 | SEG82 | -107 |  |
| 165 | SEG33 | -3630 |  | 215 | SEG83 | -35 |  |
| 166 | SEG34 | -3558 |  | 216 | SEG84 | 36 |  |
| 167 | SEG35 | -3486 |  | 217 | SEG85 | 108 |  |
| 168 | SEG36 | -3414 |  | 218 | SEG86 | 180 |  |
| 169 | SEG37 | -3342 |  | 219 | SEG87 | 252 |  |
| 170 | SEG38 | -3270 |  | 220 | SEG88 | 324 |  |
| 171 | SEG39 | -3199 |  | 221 | SEG89 | 396 |  |
| 172 | SEG40 | -3127 |  | 222 | SEG90 | 468 |  |
| 173 | SEG41 | -3055 |  | 223 | SEG91 | 540 |  |
| 174 | SEG42 | -2983 |  | 224 | SEG92 | 612 |  |
| 175 | SEG43 | -2911 |  | 225 | SEG93 | 683 |  |
| 176 | SEG44 | -2839 |  | 226 | SEG94 | 755 |  |
| 177 | SEG45 | -2767 |  | 227 | SEG95 | 827 |  |
| 178 | SEG46 | -2695 |  | 228 | SEG96 | 899 |  |
| 179 | SEG47 | -2623 |  | 229 | SEG97 | 971 |  |
| 180 | SEG48 | -2552 |  | 230 | SEG98 | 1043 |  |
| 181 | SEG49 | -2480 |  | 231 | SEG99 | 1115 |  |
| 182 | SEG50 | -2408 |  | 232 | SEG100 | 1187 |  |
| 183 | SEG51 | -2336 |  | 233 | SEG101 | 1259 |  |
| 184 | SEG52 | -2264 |  | 234 | SEG102 | 1330 |  |
| 185 | SEG53 | -2192 |  | 235 | SEG103 | 1402 |  |
| 186 | SEG54 | -2120 |  | 236 | SEG104 | 1474 |  |
| 187 | SEG55 | -2048 |  | 237 | SEG105 | 1546 |  |
| 188 | SEG56 | -1976 |  | 238 | SEG106 | 1618 |  |
| 189 | SEG57 | -1905 |  | 239 | SEG107 | 1690 |  |
| 190 | SEG58 | -1833 |  | 240 | SEG108 | 1762 |  |
| 191 | SEG59 | -1761 |  | 241 | SEG109 | 1834 |  |
| 192 | SEG60 | -1689 |  | 242 | SEG110 | 1906 |  |
| 193 | SEG61 | -1617 |  | 243 | SEG111 | 1977 |  |
| 194 | SEG62 | -1545 |  | 244 | SEG112 | 2049 |  |
| 195 | SEG63 | -1473 |  | 245 | SEG113 | 2121 |  |
| 196 | SEG64 | -1401 |  | 246 | SEG114 | 2193 |  |
| 197 | SEG65 | -1329 |  | 247 | SEG115 | 2265 |  |
| 198 | SEG66 | -1258 |  | 248 | SEG116 | 2337 |  |
| 199 | SEG67 | -1186 |  | 249 | SEG117 | 2409 |  |
| 200 | SEG68 | -1114 | $\checkmark$ | 250 | SEG118 | 2481 | $\nabla$ |


| $\begin{array}{\|l} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | SEG119 | 2553 | -1246 |
| 252 | SEG120 | 2625 |  |
| 253 | SEG121 | 2696 |  |
| 254 | SEG122 | 2768 |  |
| 255 | SEG123 | 2840 |  |
| 256 | SEG124 | 2912 |  |
| 257 | SEG125 | 2984 |  |
| 258 | SEG126 | 3056 |  |
| 259 | SEG127 | 3128 |  |
| 260 | SEG128 | 3200 |  |
| 261 | SEG129 | 3272 |  |
| 262 | SEG130 | 3343 |  |
| 263 | SEG131 | 3415 |  |
| 264 | SEG132 | 3487 |  |
| 265 | SEG133 | 3559 |  |
| 266 | SEG134 | 3631 |  |
| 267 | SEG135 | 3703 |  |
| 268 | SEG136 | 3775 |  |
| 269 | SEG137 | 3847 |  |
| 270 | SEG138 | 3919 |  |
| 271 | SEG139 | 3990 |  |
| 272 | SEG140 | 4062 |  |
| 273 | SEG141 | 4134 |  |
| 274 | SEG142 | 4206 |  |
| 275 | SEG143 | 4278 |  |
| 276 | SEG144 | 4350 |  |
| 277 | SEG145 | 4422 |  |
| 278 | SEG146 | 4494 |  |
| 279 | SEG147 | 4566 |  |
| 280 | SEG148 | 4637 |  |
| 281 | SEG149 | 4709 |  |
| 282 | SEG150 | 4781 |  |
| 283 | SEG151 | 4853 |  |
| 284 | SEG152 | 4925 |  |
| 285 | SEG153 | 4997 |  |
| 286 | SEG154 | 5069 |  |
| 287 | SEG155 | 5141 |  |
| 288 | SEG156 | 5213 |  |
| 289 | SEG157 | 5284 |  |
| 290 | SEG158 | 5356 |  |
| 291 | SEG159 | 5428 |  |
| 292 | SEG160 | 5500 |  |
| 293 | SEG161 | 5572 |  |
| 294 | SEG162 | 5644 |  |
| 295 | SEG163 | 5716 |  |
| 296 | SEG164 | 5788 |  |
| 297 | SEG165 | 5860 |  |
| 298 | SEG166 | 5931 |  |
| 299 | SEG167 | 6003 |  |
| 300 | (NC) | 6075 | $\nabla$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 301 | (NC) | 6147 | -1246 |
| 302 | (NC) | 6232 | $\downarrow$ |
| 303 | (NC) | 6474 | -1248 |
| 304 | COM32 |  | -1163 |
| 305 | COM33 |  | -1090 |
| 306 | COM34 |  | -1018 |
| 307 | COM35 |  | -945 |
| 308 | COM36 |  | -872 |
| 309 | COM37 |  | -800 |
| 310 | COM38 |  | -727 |
| 311 | COM39 |  | -654 |
| 312 | COM40 |  | -581 |
| 313 | COM41 |  | -509 |
| 314 | COM42 |  | -436 |
| 315 | COM43 |  | -363 |
| 316 | COM44 |  | -291 |
| 317 | COM45 |  | -218 |
| 318 | COM46 |  | -145 |
| 319 | COM47 |  | -73 |
| 320 | COM48 |  | 0 |
| 321 | COM49 |  | 73 |
| 322 | COM50 |  | 145 |
| 323 | COM51 |  | 218 |
| 324 | COM52 |  | 291 |
| 325 | COM53 |  | 363 |
| 326 | COM54 |  | 436 |
| 327 | COM55 |  | 509 |
| 328 | COM56 |  | 581 |
| 329 | COM57 |  | 654 |
| 330 | COM58 |  | 727 |
| 331 | COM59 |  | 799 |
| 332 | COM60 |  | 872 |
| 333 | COM61 |  | 945 |
| 334 | COM62 |  | 1017 |
| 335 | COM63 |  | 1090 |
| 336 | COMS |  | 1163 |
| 337 | (NC) | $\checkmark$ | 1248 |

SED1577***PAD Central Coordinates

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 6195 | 1246 |
| 2 | (NC) | 6059 |  |
| 3 | SYNC | 5922 |  |
| 4 | FRS | 5786 |  |
| 5 | FR | 5649 |  |
| 6 | CL | 5513 |  |
| 7 | $\overline{\text { DOF }}$ | 5376 |  |
| 8 | SYNC | 5240 |  |
| 9 | VSs | 5103 |  |
| 10 | CS1 | 4967 |  |
| 11 | CS2 | 4830 |  |
| 12 | VDD | 4694 |  |
| 13 | RES | 4557 |  |
| 14 | A0 | 4421 |  |
| 15 | Vss | 4284 |  |
| 16 | $\overline{\mathrm{WR}}$, R/W | 4148 |  |
| 17 | RD, E | 4011 |  |
| 18 | VDD | 3875 |  |
| 19 | D0 | 3738 |  |
| 20 | D1 | 3602 |  |
| 21 | D2 | 3465 |  |
| 22 | D3 | 3329 |  |
| 23 | D4 | 3192 |  |
| 24 | D5 | 3056 |  |
| 25 | D6 (SCL) | 2919 |  |
| 26 | D7 (SI) | 2783 |  |
| 27 | VDD | 2646 |  |
| 28 | VDD | 2512 |  |
| 29 | Vdd | 2378 |  |
| 30 | VDD | 2245 |  |
| 31 | Vdd | 2111 |  |
| 32 | Vss | 1977 |  |
| 33 | Vss | 1843 |  |
| 34 | Vss | 1709 |  |
| 35 | VSS2 | 1575 |  |
| 36 | Vss2 | 1441 |  |
| 37 | Vss2 | 1307 |  |
| 38 | Vss2 | 1173 |  |
| 39 | Vss2 | 1039 |  |
| 40 | (NC) | 906 |  |
| 41 | Vout | 772 |  |
| 42 | Vout | 638 |  |
| 43 | CAP3- | 504 |  |
| 44 | CAP3- | 370 |  |
| 45 | (NC) | 236 |  |
| 46 | CAP1+ | 102 |  |
| 47 | CAP1+ | -32 |  |
| 48 | CAP1- | -166 |  |
| 49 | CAP1- | -300 |  |
| 50 | CAP2- | -433 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \\ & \hline \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | CAP2- | -567 | 1246 |
| 52 | CAP2+ | -701 |  |
| 53 | CAP2+ | -835 |  |
| 54 | Vss | -969 |  |
| 55 | Vss | -1103 |  |
| 56 | Vrs | -1237 |  |
| 57 | VRS | -1371 |  |
| 58 | VDD | -1505 |  |
| 59 | Vdd | -1639 |  |
| 60 | V1 | -1772 |  |
| 61 | $\mathrm{V}_{1}$ | -1906 |  |
| 62 | V2 | -2040 |  |
| 63 | V 2 | -2174 |  |
| 64 | (NC) | -2308 |  |
| 65 | V3 | -2442 |  |
| 66 | V3 | -2576 |  |
| 67 | V4 | -2710 |  |
| 68 | V4 | -2844 |  |
| 69 | V5 | -2978 |  |
| 70 | V5 | -3111 |  |
| 71 | (NC) | -3245 |  |
| 72 | VR | -3379 |  |
| 73 | TEST1 | -3513 |  |
| 74 | TEST2 | -3647 |  |
| 75 | TEST3 | -3781 |  |
| 76 | TEST4 | -3915 |  |
| 77 | VDD | -4049 |  |
| 78 | M/S | -4185 |  |
| 79 | CLS | -4322 |  |
| 80 | Vss | -4458 |  |
| 81 | C86 | -4595 |  |
| 82 | P/S | -4731 |  |
| 83 | VDD | -4868 |  |
| 84 | HPM | -5004 |  |
| 85 | Vss | -5141 |  |
| 86 | IRS | -5277 |  |
| 87 | Vdd | -5414 |  |
| 88 | TEST5 | -5550 |  |
| 89 | TEST6 | -5687 |  |
| 90 | TEST7 | -5836 |  |
| 91 | TEST8 | -5956 |  |
| 92 | TEST9 | -6076 |  |
| 93 | (NC) | -6195 | $\checkmark$ |
| 94 | (NC) | -6474 | 1248 |
| 95 | COM31 |  | 1163 |
| 96 | COM30 |  | 1090 |
| 97 | COM29 |  | 1017 |
| 98 | COM28 |  | 945 |
| 99 | COM27 |  | 872 |
| 100 | COM26 | $\nabla$ | 799 |


| PAD No. | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | COM25 | -6474 | 727 |
| 102 | COM24 |  | 654 |
| 103 | COM23 |  | 581 |
| 104 | COM22 |  | 509 |
| 105 | COM21 |  | 436 |
| 106 | COM20 |  | 363 |
| 107 | COM19 |  | 291 |
| 108 | COM18 |  | 218 |
| 109 | COM17 |  | 145 |
| 110 | COM16 |  | 73 |
| 111 | COM15 |  | 0 |
| 112 | COM14 |  | -73 |
| 113 | COM13 |  | -145 |
| 114 | COM12 |  | -218 |
| 115 | COM11 |  | -291 |
| 116 | COM10 |  | -363 |
| 117 | COM9 |  | -436 |
| 118 | COM8 |  | -509 |
| 119 | COM7 |  | -581 |
| 120 | COM6 |  | -654 |
| 121 | COM5 |  | -727 |
| 122 | COM4 |  | -800 |
| 123 | COM3 |  | -872 |
| 124 | COM2 |  | -945 |
| 125 | COM1 |  | -1018 |
| 126 | COM0 |  | -1090 |
| 127 | COMS |  | -1163 |
| 128 | (NC) | $\checkmark$ | -1248 |
| 129 | (NC) | -6232 | -1246 |
| 130 | (NC) | -6147 |  |
| 131 | (NC) | -6075 |  |
| 132 | SEG0 | -6002 |  |
| 133 | SEG1 | -5930 |  |
| 134 | SEG2 | -5859 |  |
| 135 | SEG3 | -5787 |  |
| 136 | SEG4 | -5715 |  |
| 137 | SEG5 | -5643 |  |
| 138 | SEG6 | -5571 |  |
| 139 | SEG7 | -5499 |  |
| 140 | SEG8 | -5427 |  |
| 141 | SEG9 | -5355 |  |
| 142 | SEG10 | -5283 |  |
| 143 | SEG11 | -5212 |  |
| 144 | SEG12 | -5140 |  |
| 145 | SEG13 | -5068 |  |
| 146 | SEG14 | -4996 |  |
| 147 | SEG15 | -4924 |  |
| 148 | SEG16 | -4852 |  |
| 149 | SEG17 | -4780 |  |
| 150 | SEG18 | -4708 | $\nabla$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 151 | SEG19 | -4636 | -1246 |
| 152 | SEG20 | -4564 |  |
| 153 | SEG21 | -4493 |  |
| 154 | SEG22 | -4421 |  |
| 155 | SEG23 | -4349 |  |
| 156 | SEG24 | -4277 |  |
| 157 | SEG25 | -4205 |  |
| 158 | SEG26 | -4133 |  |
| 159 | SEG27 | -4061 |  |
| 160 | SEG28 | -3989 |  |
| 161 | SEG29 | -3917 |  |
| 162 | SEG30 | -3846 |  |
| 163 | SEG31 | -3774 |  |
| 164 | SEG32 | -3702 |  |
| 165 | SEG33 | -3630 |  |
| 166 | SEG34 | -3558 |  |
| 167 | SEG35 | -3486 |  |
| 168 | SEG36 | -3414 |  |
| 169 | SEG37 | -3342 |  |
| 170 | SEG38 | -3270 |  |
| 171 | SEG39 | -3199 |  |
| 172 | SEG40 | -3127 |  |
| 173 | SEG41 | -3055 |  |
| 174 | SEG42 | -2983 |  |
| 175 | SEG43 | -2911 |  |
| 176 | SEG44 | -2839 |  |
| 177 | SEG45 | -2767 |  |
| 178 | SEG46 | -2695 |  |
| 179 | SEG47 | -2623 |  |
| 180 | SEG48 | -2552 |  |
| 181 | SEG49 | -2480 |  |
| 182 | SEG50 | -2408 |  |
| 183 | SEG51 | -2336 |  |
| 184 | SEG52 | -2264 |  |
| 185 | SEG53 | -2192 |  |
| 186 | SEG54 | -2120 |  |
| 187 | SEG55 | -2048 |  |
| 188 | SEG56 | -1976 |  |
| 189 | SEG57 | -1905 |  |
| 190 | SEG58 | -1833 |  |
| 191 | SEG59 | -1761 |  |
| 192 | SEG60 | -1689 |  |
| 193 | SEG61 | -1617 |  |
| 194 | SEG62 | -1545 |  |
| 195 | SEG63 | -1473 |  |
| 196 | SEG64 | -1401 |  |
| 197 | SEG65 | -1329 |  |
| 198 | SEG66 | -1258 |  |
| 199 | SEG67 | -1186 |  |
| 200 | SEG68 | -1114 | $\checkmark$ |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 201 | SEG69 | -1042 | -1246 |
| 202 | SEG70 | -970 |  |
| 203 | SEG71 | -898 |  |
| 204 | SEG72 | -826 |  |
| 205 | SEG73 | -754 |  |
| 206 | SEG74 | -682 |  |
| 207 | SEG75 | -611 |  |
| 208 | SEG76 | -539 |  |
| 209 | SEG77 | -467 |  |
| 210 | SEG78 | -395 |  |
| 211 | SEG79 | -323 |  |
| 212 | SEG80 | -251 |  |
| 213 | SEG81 | -179 |  |
| 214 | SEG82 | -107 |  |
| 215 | SEG83 | -35 |  |
| 216 | SEG84 | 36 |  |
| 217 | SEG85 | 108 |  |
| 218 | SEG86 | 180 |  |
| 219 | SEG87 | 252 |  |
| 220 | SEG88 | 324 |  |
| 221 | SEG89 | 396 |  |
| 222 | SEG90 | 468 |  |
| 223 | SEG91 | 540 |  |
| 224 | SEG92 | 612 |  |
| 225 | SEG93 | 683 |  |
| 226 | SEG94 | 755 |  |
| 227 | SEG95 | 827 |  |
| 228 | SEG96 | 899 |  |
| 229 | SEG97 | 971 |  |
| 230 | SEG98 | 1043 |  |
| 231 | SEG99 | 1115 |  |
| 232 | SEG100 | 1187 |  |
| 233 | SEG101 | 1259 |  |
| 234 | SEG102 | 1330 |  |
| 235 | SEG103 | 1402 |  |
| 236 | SEG104 | 1474 |  |
| 237 | SEG105 | 1546 |  |
| 238 | SEG106 | 1618 |  |
| 239 | SEG107 | 1690 |  |
| 240 | SEG108 | 1762 |  |
| 241 | SEG109 | 1834 |  |
| 242 | SEG110 | 1906 |  |
| 243 | SEG111 | 1977 |  |
| 244 | SEG112 | 2049 |  |
| 245 | SEG113 | 2121 |  |
| 246 | SEG114 | 2193 |  |
| 247 | SEG115 | 2265 |  |
| 248 | SEG116 | 2337 |  |
| 249 | SEG117 | 2409 |  |
| 250 | SEG118 | 2481 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | SEG119 | 2553 | -1246 |
| 252 | SEG120 | 2625 |  |
| 253 | SEG121 | 2696 |  |
| 254 | SEG122 | 2768 |  |
| 255 | SEG123 | 2840 |  |
| 256 | SEG124 | 2912 |  |
| 257 | SEG125 | 2984 |  |
| 258 | SEG126 | 3056 |  |
| 259 | SEG127 | 3128 |  |
| 260 | SEG128 | 3200 |  |
| 261 | SEG129 | 3272 |  |
| 262 | SEG130 | 3343 |  |
| 263 | SEG131 | 3415 |  |
| 264 | SEG132 | 3487 |  |
| 265 | SEG133 | 3559 |  |
| 266 | SEG134 | 3631 |  |
| 267 | SEG135 | 3703 |  |
| 268 | SEG136 | 3775 |  |
| 269 | SEG137 | 3847 |  |
| 270 | SEG138 | 3919 |  |
| 271 | SEG139 | 3990 |  |
| 272 | SEG140 | 4062 |  |
| 273 | SEG141 | 4134 |  |
| 274 | SEG142 | 4206 |  |
| 275 | SEG143 | 4278 |  |
| 276 | SEG144 | 4350 |  |
| 277 | SEG145 | 4422 |  |
| 278 | SEG146 | 4494 |  |
| 279 | SEG147 | 4566 |  |
| 280 | SEG148 | 4637 |  |
| 281 | SEG149 | 4709 |  |
| 282 | SEG150 | 4781 |  |
| 283 | SEG151 | 4853 |  |
| 284 | SEG152 | 4925 |  |
| 285 | SEG153 | 4997 |  |
| 286 | SEG154 | 5069 |  |
| 287 | SEG155 | 5141 |  |
| 288 | SEG156 | 5213 |  |
| 289 | SEG157 | 5284 |  |
| 290 | SEG158 | 5356 |  |
| 291 | SEG159 | 5428 |  |
| 292 | SEG160 | 5500 |  |
| 293 | SEG161 | 5572 |  |
| 294 | SEG162 | 5644 |  |
| 295 | SEG163 | 5716 |  |
| 296 | SEG164 | 5788 |  |
| 297 | SEG165 | 5860 |  |
| 298 | SEG166 | 5931 |  |
| 299 | SEG167 | 6003 |  |
| 300 | (NC) | 6075 | $\checkmark$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 301 | (NC) | 6147 | -1246 |
| 302 | (NC) | 6232 | $\downarrow$ |
| 303 | (NC) | 6474 | -1248 |
| 304 | SEG168 |  | -1163 |
| 305 | SEG169 |  | -1090 |
| 306 | SEG170 |  | -1018 |
| 307 | SEG171 |  | -945 |
| 308 | SEG172 |  | -872 |
| 309 | SEG173 |  | -800 |
| 310 | SEG174 |  | -727 |
| 311 | SEG175 |  | -654 |
| 312 | SEG176 |  | -581 |
| 313 | SEG177 |  | -509 |
| 314 | SEG178 |  | -436 |
| 315 | SEG179 |  | -363 |
| 316 | SEG180 |  | -291 |
| 317 | SEG181 |  | -218 |
| 318 | SEG182 |  | -145 |
| 319 | SEG183 |  | -73 |
| 320 | SEG184 |  | 0 |
| 321 | SEG185 |  | 73 |
| 322 | SEG186 |  | 145 |
| 323 | SEG187 |  | 218 |
| 324 | SEG188 |  | 291 |
| 325 | SEG189 |  | 363 |
| 326 | SEG190 |  | 436 |
| 327 | SEG191 |  | 509 |
| 328 | SEG192 |  | 581 |
| 329 | SEG193 |  | 654 |
| 330 | SEG194 |  | 727 |
| 331 | SEG195 |  | 799 |
| 332 | SEG196 |  | 872 |
| 333 | SEG197 |  | 945 |
| 334 | SEG198 |  | 1017 |
| 335 | SEG199 |  | 1090 |
| 336 | COMS |  | 1163 |
| 337 | (NC) | $\checkmark$ | 1248 |

SED1578*** PAD Central Coordinates
Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 6159 | 1246 |
| 2 | (NC) | 6059 |  |
| 3 | SYNC | 5922 |  |
| 4 | FRS | 5786 |  |
| 5 | FR | 5649 |  |
| 6 | CL | 5513 |  |
| 7 | DOF | 5376 |  |
| 8 | SYNC | 5240 |  |
| 9 | Vss | 5103 |  |
| 10 | CS1 | 4967 |  |
| 11 | CS2 | 4830 |  |
| 12 | Vdd | 4694 |  |
| 13 | RES | 4557 |  |
| 14 | A0 | 4421 |  |
| 15 | Vss | 4284 |  |
| 16 | WR, $\mathrm{R} / \mathrm{W}$ | 4148 |  |
| 17 | RD, E | 4011 |  |
| 18 | VDD | 3875 |  |
| 19 | D0 | 3738 |  |
| 20 | D1 | 3602 |  |
| 21 | D2 | 3465 |  |
| 22 | D3 | 3329 |  |
| 23 | D4 | 3192 |  |
| 24 | D5 | 3056 |  |
| 25 | D6 (SCL) | 2919 |  |
| 26 | D7 (SI) | 2783 |  |
| 27 | VDD | 2646 |  |
| 28 | VDD | 2512 |  |
| 29 | VDD | 2378 |  |
| 30 | VDD | 2245 |  |
| 31 | VDD | 2111 |  |
| 32 | Vss | 1977 |  |
| 33 | Vss | 1843 |  |
| 34 | Vss | 1709 |  |
| 35 | Vss2 | 1575 |  |
| 36 | Vss2 | 1441 |  |
| 37 | Vss2 | 1307 |  |
| 38 | Vss2 | 1173 |  |
| 39 | Vss2 | 1039 |  |
| 40 | (NC) | 906 |  |
| 41 | Vout | 772 |  |
| 42 | Vout | 638 |  |
| 43 | CAP3- | 504 |  |
| 44 | CAP3- | 370 |  |
| 45 | (NC) | 236 |  |
| 46 | CAP1+ | 102 |  |
| 47 | CAP1+ | -32 |  |
| 48 | CAP1- | -166 |  |
| 49 | CAP1- | -300 |  |
| 50 | CAP2- | -433 | $\checkmark$ |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | CAP2- | -567 | 1246 |
| 52 | CAP2+ | -701 |  |
| 53 | CAP2+ | -835 |  |
| 54 | Vss | -969 |  |
| 55 | Vss | -1103 |  |
| 56 | VRS | -1237 |  |
| 57 | Vrs | -1371 |  |
| 58 | VDD | -1505 |  |
| 59 | VDD | -1639 |  |
| 60 | V1 | -1772 |  |
| 61 | V1 | -1906 |  |
| 62 | V2 | -2040 |  |
| 63 | V2 | -2174 |  |
| 64 | (NC) | -2308 |  |
| 65 | V3 | -2442 |  |
| 66 | V3 | -2576 |  |
| 67 | V4 | -2710 |  |
| 68 | V4 | -2844 |  |
| 69 | V5 | -2978 |  |
| 70 | V5 | -3111 |  |
| 71 | (NC) | -3245 |  |
| 72 | VR | -3379 |  |
| 73 | TEST1 | -3513 |  |
| 74 | TEST2 | -3647 |  |
| 75 | TEST3 | -3781 |  |
| 76 | TEST4 | -3915 |  |
| 77 | Vdd | -4049 |  |
| 78 | M/S | -4185 |  |
| 79 | CLS | -4322 |  |
| 80 | Vss | -4458 |  |
| 81 | C86 | -4595 |  |
| 82 | P/S | -4731 |  |
| 83 | VDD | -4868 |  |
| 84 | HPM | -5004 |  |
| 85 | Vss | -5141 |  |
| 86 | IRS | -5277 |  |
| 87 | VDD | -5414 |  |
| 88 | TEST5 | -5550 |  |
| 89 | TEST6 | -5687 |  |
| 90 | TEST7 | -5836 |  |
| 91 | TEST8 | -5956 |  |
| 92 | TEST9 | -6076 |  |
| 93 | (NC) | -6195 | $\checkmark$ |
| 94 | (NC) | -6474 | 1248 |
| 95 | COM15 |  | 1163 |
| 96 | COM15 |  | 1090 |
| 97 | COM14 |  | 1017 |
| 98 | COM14 |  | 945 |
| 99 | COM13 |  | 872 |
| 100 | COM13 | $\downarrow$ | 799 |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \\ & \hline \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | COM12 | -6474 | 727 |
| 102 | COM12 |  | 654 |
| 103 | COM11 |  | 581 |
| 104 | COM11 |  | 509 |
| 105 | COM10 |  | 436 |
| 106 | COM10 |  | 363 |
| 107 | COM9 |  | 291 |
| 108 | COM9 |  | 218 |
| 109 | COM8 |  | 145 |
| 110 | COM8 |  | 73 |
| 111 | COM7 |  | 0 |
| 112 | COM7 |  | -73 |
| 113 | COM6 |  | -145 |
| 114 | COM6 |  | -218 |
| 115 | COM5 |  | -291 |
| 116 | COM5 |  | -363 |
| 117 | COM4 |  | -436 |
| 118 | COM4 |  | -509 |
| 119 | COM3 |  | -581 |
| 120 | COM3 |  | -654 |
| 121 | COM2 |  | -727 |
| 122 | COM2 |  | -800 |
| 123 | COM1 |  | -872 |
| 124 | COM1 |  | -945 |
| 125 | COM0 |  | -1018 |
| 126 | COM0 |  | -1090 |
| 127 | COMS |  | -1163 |
| 128 | (NC) | $\checkmark$ | -1248 |
| 129 | (NC) | -6232 | -1246 |
| 130 | (NC) | -6147 |  |
| 131 | (NC) | -6075 |  |
| 132 | SEGO | -6002 |  |
| 133 | SEG1 | -5930 |  |
| 134 | SEG2 | -5859 |  |
| 135 | SEG3 | -5787 |  |
| 136 | SEG4 | -5715 |  |
| 137 | SEG5 | $-5643$ |  |
| 138 | SEG6 | -5571 |  |
| 139 | SEG7 | -5499 |  |
| 140 | SEG8 | -5427 |  |
| 141 | SEG9 | -5355 |  |
| 142 | SEG10 | -5283 |  |
| 143 | SEG11 | -5212 |  |
| 144 | SEG12 | -5140 |  |
| 145 | SEG13 | -5068 |  |
| 146 | SEG14 | -4996 |  |
| 147 | SEG15 | -4924 |  |
| 148 | SEG16 | -4852 |  |
| 149 | SEG17 | -4780 |  |
| 150 | SEG18 | -4708 | $\checkmark$ |

Unit: $\mu \mathrm{m}$

| $\begin{array}{\|c} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 151 | SEG19 | -4636 | -1246 |
| 152 | SEG20 | -4564 |  |
| 153 | SEG21 | -4493 |  |
| 154 | SEG22 | -4421 |  |
| 155 | SEG23 | -4349 |  |
| 156 | SEG24 | -4277 |  |
| 157 | SEG25 | -4205 |  |
| 158 | SEG26 | -4133 |  |
| 159 | SEG27 | -4061 |  |
| 160 | SEG28 | -3989 |  |
| 161 | SEG29 | -3917 |  |
| 162 | SEG30 | -3846 |  |
| 163 | SEG31 | -3774 |  |
| 164 | SEG32 | -3702 |  |
| 165 | SEG33 | -3630 |  |
| 166 | SEG34 | -3558 |  |
| 167 | SEG35 | -3486 |  |
| 168 | SEG36 | -3414 |  |
| 169 | SEG37 | -3342 |  |
| 170 | SEG38 | -3270 |  |
| 171 | SEG39 | -3199 |  |
| 172 | SEG40 | -3127 |  |
| 173 | SEG41 | -3055 |  |
| 174 | SEG42 | -2983 |  |
| 175 | SEG43 | -2911 |  |
| 176 | SEG44 | -2839 |  |
| 177 | SEG45 | -2767 |  |
| 178 | SEG46 | -2695 |  |
| 179 | SEG47 | -2623 |  |
| 180 | SEG48 | -2552 |  |
| 181 | SEG49 | -2480 |  |
| 182 | SEG50 | -2408 |  |
| 183 | SEG51 | -2336 |  |
| 184 | SEG52 | -2264 |  |
| 185 | SEG53 | -2192 |  |
| 186 | SEG54 | -2120 |  |
| 187 | SEG55 | -2048 |  |
| 188 | SEG56 | -1976 |  |
| 189 | SEG57 | -1905 |  |
| 190 | SEG58 | -1833 |  |
| 191 | SEG59 | -1761 |  |
| 192 | SEG60 | -1689 |  |
| 193 | SEG61 | -1617 |  |
| 194 | SEG62 | -1545 |  |
| 195 | SEG63 | -1473 |  |
| 196 | SEG64 | -1401 |  |
| 197 | SEG65 | -1329 |  |
| 198 | SEG66 | -1258 |  |
| 199 | SEG67 | -1186 |  |
| 200 | SEG68 | -1114 | $\downarrow$ |


| PAD No. | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 201 | SEG69 | -1042 | -1246 |
| 202 | SEG70 | -970 |  |
| 203 | SEG71 | -898 |  |
| 204 | SEG72 | -826 |  |
| 205 | SEG73 | -754 |  |
| 206 | SEG74 | -682 |  |
| 207 | SEG75 | -611 |  |
| 208 | SEG76 | -539 |  |
| 209 | SEG77 | -467 |  |
| 210 | SEG78 | -395 |  |
| 211 | SEG79 | -323 |  |
| 212 | SEG80 | -251 |  |
| 213 | SEG81 | -179 |  |
| 214 | SEG82 | -107 |  |
| 215 | SEG83 | -35 |  |
| 216 | SEG84 | 36 |  |
| 217 | SEG85 | 108 |  |
| 218 | SEG86 | 180 |  |
| 219 | SEG87 | 252 |  |
| 220 | SEG88 | 324 |  |
| 221 | SEG89 | 396 |  |
| 222 | SEG90 | 468 |  |
| 223 | SEG91 | 540 |  |
| 224 | SEG92 | 612 |  |
| 225 | SEG93 | 683 |  |
| 226 | SEG94 | 755 |  |
| 227 | SEG95 | 827 |  |
| 228 | SEG96 | 899 |  |
| 229 | SEG97 | 971 |  |
| 230 | SEG98 | 1043 |  |
| 231 | SEG99 | 1115 |  |
| 232 | SEG100 | 1187 |  |
| 233 | SEG101 | 1259 |  |
| 234 | SEG102 | 1330 |  |
| 235 | SEG103 | 1402 |  |
| 236 | SEG104 | 1474 |  |
| 237 | SEG105 | 1546 |  |
| 238 | SEG106 | 1618 |  |
| 239 | SEG107 | 1690 |  |
| 240 | SEG108 | 1762 |  |
| 241 | SEG109 | 1834 |  |
| 242 | SEG110 | 1906 |  |
| 243 | SEG111 | 1977 |  |
| 244 | SEG112 | 2049 |  |
| 245 | SEG113 | 2121 |  |
| 246 | SEG114 | 2193 |  |
| 247 | SEG115 | 2265 |  |
| 248 | SEG116 | 2337 |  |
| 249 | SEG117 | 2409 |  |
| 250 | SEG118 | 2481 | $\checkmark$ |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | SEG119 | 2553 | -1246 |
| 252 | SEG120 | 2625 |  |
| 253 | SEG121 | 2696 |  |
| 254 | SEG122 | 2768 |  |
| 255 | SEG123 | 2840 |  |
| 256 | SEG124 | 2912 |  |
| 257 | SEG125 | 2984 |  |
| 258 | SEG126 | 3056 |  |
| 259 | SEG127 | 3128 |  |
| 260 | SEG128 | 3200 |  |
| 261 | SEG129 | 3272 |  |
| 262 | SEG130 | 3343 |  |
| 263 | SEG131 | 3415 |  |
| 264 | SEG132 | 3487 |  |
| 265 | SEG133 | 3559 |  |
| 266 | SEG134 | 3631 |  |
| 267 | SEG135 | 3703 |  |
| 268 | SEG136 | 3775 |  |
| 269 | SEG137 | 3847 |  |
| 270 | SEG138 | 3919 |  |
| 271 | SEG139 | 3990 |  |
| 272 | SEG140 | 4062 |  |
| 273 | SEG141 | 4134 |  |
| 274 | SEG142 | 4206 |  |
| 275 | SEG143 | 4278 |  |
| 276 | SEG144 | 4350 |  |
| 277 | SEG145 | 4422 |  |
| 278 | SEG146 | 4494 |  |
| 279 | SEG147 | 4566 |  |
| 280 | SEG148 | 4637 |  |
| 281 | SEG149 | 4709 |  |
| 282 | SEG150 | 4781 |  |
| 283 | SEG151 | 4853 |  |
| 284 | SEG152 | 4925 |  |
| 285 | SEG153 | 4997 |  |
| 286 | SEG154 | 5069 |  |
| 287 | SEG155 | 5141 |  |
| 288 | SEG156 | 5213 |  |
| 289 | SEG157 | 5284 |  |
| 290 | SEG158 | 5356 |  |
| 291 | SEG159 | 5428 |  |
| 292 | SEG160 | 5500 |  |
| 293 | SEG161 | 5572 |  |
| 294 | SEG162 | 5644 |  |
| 295 | SEG163 | 5716 |  |
| 296 | SEG164 | 5788 |  |
| 297 | SEG165 | 5860 |  |
| 298 | SEG166 | 5931 |  |
| 299 | SEG167 | 6003 |  |
| 300 | (NC) | 6075 | V |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 301 | (NC) | 6147 | -1246 |
| 302 | (NC) | 6232 | $\downarrow$ |
| 303 | (NC) | 6474 | -1248 |
| 304 | SEG168 |  | -1163 |
| 305 | SEG169 |  | -1090 |
| 306 | SEG170 |  | -1018 |
| 307 | SEG171 |  | -945 |
| 308 | SEG172 |  | -872 |
| 309 | SEG173 |  | -800 |
| 310 | SEG174 |  | -727 |
| 311 | SEG175 |  | -654 |
| 312 | SEG176 |  | -581 |
| 313 | SEG177 |  | -509 |
| 314 | SEG178 |  | -436 |
| 315 | SEG179 |  | -363 |
| 316 | SEG180 |  | -291 |
| 317 | SEG181 |  | -218 |
| 318 | SEG182 |  | -145 |
| 319 | SEG183 |  | -73 |
| 320 | SEG184 |  | 0 |
| 321 | SEG185 |  | 73 |
| 322 | SEG186 |  | 145 |
| 323 | SEG187 |  | 218 |
| 324 | SEG188 |  | 291 |
| 325 | SEG189 |  | 363 |
| 326 | SEG190 |  | 436 |
| 327 | SEG191 |  | 509 |
| 328 | SEG192 |  | 581 |
| 329 | SEG193 |  | 654 |
| 330 | SEG194 |  | 727 |
| 331 | SEG195 |  | 799 |
| 332 | SEG196 |  | 872 |
| 333 | SEG197 |  | 945 |
| 334 | SEG198 |  | 1017 |
| 335 | SEG199 |  | 1090 |
| 336 | COMS |  | 1163 |
| 337 | (NC) | $\checkmark$ | 1248 |

## 5. PIN DESCRIPTION

## Power Supply Pin

| Pin name | I/O | Description |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Power supply | Commonly used with the MPU power supply pin Vcc. |  |  |  | 12 |
| Vss | Power supply | 0 V pin connected to the system ground (GND). |  |  |  | 9 |
| Vss2 | Power supply | Boosting circuit reference power supply for liquid crystal drive. |  |  |  | 5 |
| VRS | Power supply | External input pin for liquid crystal power supply voltage adjusting circuit. <br> They are set to OPEN. |  |  |  | 2 |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}$ <br> $V_{3}, V_{4}$ <br> V5 | Power supply | Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below: $\operatorname{VDD}\left(=V_{0}\right) \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ <br> Master operation When the power supply is ON, the following voltages are applied to $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$ from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command. |  |  |  | 10 |

## LCD Power Supply Circuit Pin

| Pin name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | Boosting capacitor positive side connecting pin. Connects <br> a capacitor between the pin and CAP1- pin. | 2 |
| CAP1- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP1+ pin. | 2 |
| CAP2+ | O | Boosting capacitor positive side connecting pin. Connects <br> a capacitor between the pin and CAP2- pin. | 2 |
| CAP2- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP2+ pin. | 2 |
| CAP3- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP1+ pin. | 2 |
| Vout | O | Boosting output pin. Connects a capacitor between the pin and Vss2. | 2 |
| VR | I | Voltage adjusting pin. Applies voltage between VDD and V5 using <br> a split resistor. <br> Valid only when the V5 voltage adjusting built-in resistor is not used <br> (IRS=LOW) <br> Do not use VR when the V5 voltage adjusting built-in resistor is <br> used (IRS=HIGH) | 1 |

## System Bus Connecting Pins

| Pin name | 1/0 | Description |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 to D0 (SI) (SCL) | 1/O | An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. <br> When the serial interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ), <br> D7: Serial data entry pin (SI) <br> D6: Serial clock input pin (SCL) <br> In this case, D0 to D5 are set to high impedance. <br> When Chip Select is in the non-active state, D0 to D7 are set to high impedance. |  |  |  |  | 8 |
| A0 | 1 | Normally the lowest order bit of the MPU address bus is connected to discriminate data / commands. <br> A0=HIGH: Indicates that D0 to D7 are display data. <br> A0=LOW: Indicates that D0 to D7 are control data. |  |  |  |  | 1 |
| RES | 1 | Initialized by setting $\overline{\mathrm{RES}}$ to LOW. <br> Reset operation is performed at the $\overline{\operatorname{RES}}$ signal level. |  |  |  |  | 1 |
| $\begin{aligned} & \overline{\mathrm{CS1}} \\ & \mathrm{CS} 2 \end{aligned}$ | 1 | Chip Select signal. When $\overline{\mathrm{CS}}=\mathrm{LOW}$ and CS2=HIGH, this signal becomes active and the input/output of data/commands is enabled. |  |  |  |  | 2 |
| $\begin{aligned} & \overline{\mathrm{RD}} \\ & (\mathrm{E}) \end{aligned}$ | 1 | - When the 80 series MPU is connected, active LOW is set. Pin that connects the $\overline{\mathrm{RD}}$ signal of the 80 series MPU. When this signal is LOW, the SED1575 series data bus is set in the output state. <br> - When the 68 series MPU is connected, active HIGH is set. 68 series MPU enable clock input pin |  |  |  |  | 1 |
| $\begin{aligned} & \hline W R \\ & (R / \bar{W}) \end{aligned}$ | 1 | - When the 80 series MPU is connected, active LOW is set. Pin that connects the WR signal of the 80 series MPU. The data bus signal is latched on the leading edge of the WR signal. <br> - When the 68 series MPU is connected, Read/write control signal input pin R/W=HIGH: Read operation $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{LOW}$ : Write operation |  |  |  |  | 1 |
| FRS | 0 | Output pin for static drive Used together with the SYNC pin |  |  |  |  | 1 |
| C86 | 1 | MPU interface switching pin C86=HIGH: 68 series MPU interface C86=LOW: 80 series MPU interface |  |  |  |  | 1 |
| P/S | 1 | Switching P/S=HIGH P/S=LOW According <br> When P/S be HIGH, $R D(E)$ and For the se | pin for para <br> : Parallel d <br> : Serial data <br> to the P/S <br> =LOW, DO LOW, or "O d WR (R/W) rial data en | $\begin{aligned} & \begin{array}{l} \text { l data entry } \\ \text { a entry } \\ \text { entry } \\ \text { ate, the follo } \\ \hline \text { Data } \\ \hline \text { D0 to D7 } \\ \text { SI (D7) } \\ \hline \text { D5 are set } \\ \text { EN". } \\ \text { re fixed to 1- } \\ \text { Y, RAM disp } \end{array} \end{aligned}$ | erial data entry <br> ing table is giver <br> Read/write <br> $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ <br> Write-only <br> high impeda <br> GH or LOW. <br> data cannot | en. <br> Serial clock <br> SCL (D6) <br> ce. D0 to D5 can <br> be read. | 1 |


| Pin name | I/O | Description |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS | I | Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks. <br> CLS=HIGH: Built-in oscillator circuit valid <br> CLS=LOW: Built-in oscillator circuit invalid (external input) <br> When CLS=LOW, display clocks are input from the CL pin. <br> When the SED1575 series is used for the master/slave configuration, each of the CLS pins is set to the same level together. |  |  |  |  |  | 1 |
| M/S | I | Pin that selects the master/slave operation for the SED1575 series. The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation. <br> M/S=HIGH : Master operation <br> M/S=LOW : Slave operation <br> According to the M/S and CLS states, the following table is given. |  |  |  |  |  | 1 |
| CL | I/O | Display clock I/O pin <br> According to the M/S and CLS states, the following table is given. <br> When the SED1575 series is used for the master/slave configuration, each CL pin is connected. |  |  |  |  |  | 1 |
| FR | I/O | Liquid crystal alternating current signal I/O pin <br> M/S=HIGH: Output <br> M/S=LOW : Input <br> When the SED1575 series is used for the master/slave configuration, each FR pin is connected. |  |  |  |  |  | 1 |
| SYNC | I/O | Liquid crystal synchronizing current signal I/O pin <br> M/S=HIGH : Output <br> M/S=LOW : Input <br> When the SED1575 series is used for the master/slave configuration, each SYNC pin is connected. |  |  |  |  |  | 2 |
| $\overline{\text { DOF }}$ | I/O | Liquid crystal display blanking control pin <br> M/S=HIGH : Output <br> M/S=LOW : Input <br> When the SED1575 series is used for the master/slave configuration, each DOF pin is connected. |  |  |  |  |  | 1 |
| IRS | I | V5 voltage adjusting resistor selection pin <br> IRS=HIGH: Built-in resistor used <br> IRS=LOW: Built-in resistor not used. The V5 voltage is adjusted by the VR pin and stand-alone split resistor. <br> Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. |  |  |  |  |  | 1 |
| HPM | I | Power supply control pin of the power supply circuit for liquid crystal drive <br> HPM $=$ HIGH : Normal mode <br> HPM=LOW : High power supply mode <br> Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. |  |  |  |  |  | 1 |

## Liquid Crystal Drive Pin

| Pin name | 1/0 | Description |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SEGO } \\ & \text { to } \\ & \text { SEGn } \end{aligned}$ | 0 | Output pins for the LCD segment drive. <br> For the pin assignment by model, refer to the table below. |  |  | 168 or 200 |
|  |  | Product name | SEG | Number of pins |  |
|  |  | SED1575*** | SEG0 to SEG167 | 168 |  |
|  |  | SED1577*** | SEG0 to SEG199 | 200 |  |
|  |  | Contents of the display RAM and FR signal are combined to select a desired level among $V_{D D}, V_{2}, V_{3}$ and $V_{5}$. |  |  |  |
|  |  | RAM data FR | Output voltage |  |  |
|  |  |  | Display normal operation | Display reversal |  |
|  |  | HIGH HIGH | VDD | V2 |  |
|  |  | HIGH LOW | V5 | V3 |  |
|  |  | LOW HIGH | V2 | VDD |  |
|  |  | LOW LOW | V3 | V5 |  |
|  |  | Power save - | VDD |  |  |
| $\begin{aligned} & \text { cOMO } \\ & \text { to } \\ & \text { COMn } \end{aligned}$ |  | Output pins for the LCD common drive. <br> For the pin assignment by model, refer to the table below. |  |  | $\begin{gathered} 64 \text { or } 32 \\ \text { or } 16 \end{gathered}$ |
|  |  | Product name | SEG | Number of pins |  |
|  |  | SED1575*** | COM0 to COM63 | 64 |  |
|  |  | SED1577*** | COM0 to COM31 | 32 |  |
|  |  | SED1578*** | COM0 to COM15 | 16 |  |
|  |  | Scan data and FR signal are combined to select a desired level among $V_{D D}, V_{1}, V_{4}$ and $V_{5}$. |  |  |  |
|  |  | Scanning data | FR | Output voltage |  |
|  |  | HIGH | HIGH | V5 |  |
|  |  | HIGH | LOW | VDD |  |
|  |  | LOW | HIGH | V1 |  |
|  |  | LOW | LOW | V4 |  |
|  |  | Power save | - | VDD |  |
| COMS | O | Indicator dedicated COM When COMS is used for signal is output to both th | output pin. Set to O the master/slave configu he master and slave. | PPEN when not used. figuration, the same | 2 |

Test Pin

| Pin name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| TEST1 <br> to 6 | I/O | IC chip test pin. Fix the pin to HIGH. <br> When using the temperature sensor with the SED1575*A*, refer to <br> "Section 17. Temperature Sensor Circuit". | 6 |
| TEST7 <br> to 9 | I/O | IC chip test pin. Take into consideration so that the capacity of <br> lines cannot be exhausted by setting the pin to OPEN. | 3 |

## 6. FUNCTION DESCRIPTION

## MPU Interface

## Selection of interface type

The SED1575 series transfers data through 8-bit bidirectional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to either HIGH or LOW, the 8-bit parallel data entry or serial data entry can be selected as listed in Table 1.

Table 1

| P/S | $\overline{\text { CS1 }}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathbf{C 8 6}$ | $\mathbf{D 7}$ | D6 | D5 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH: Parallel data entry | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C 86 | D 7 | D 6 | D 5 to D0 |
| LOW: Serial data entry | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | - | - | - | SI | SCL | (HZ) |

Fix - to HIGH or LOW. HZ indicates the high impedance state.

## Parallel interface

When the parallel interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{HIGH}$ ), the SED1575 series can directly be connected to the MPU bus of either the 80 or 68 series MPU by setting the C86 pin to HIGH or LOW as listed in Table 2.

Table 2

| C86 | $\overline{\mathbf{C S 1}}$ | CS2 | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H: 68 series MPU bus | $\overline{\mathrm{CS1}}$ | CS2 | A0 | E | $\mathrm{R} / \bar{W}$ | D7 to D0 |
| L: 80 series MPU bus | $\overline{\mathrm{CS1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |

In addition, the data bus signal can be identified according to the combinations of the $A 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals as listed in Table 3.

Table 3

| Common | $\mathbf{6 8}$ series | $\mathbf{8 0}$ series |  |  |
| :---: | :---: | :---: | :---: | :--- |
|  |  |  |  |  |
|  | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | Function |
| 1 | 1 | 0 | 1 | Display data read |
| 1 | 0 | 1 | 0 | Display data write |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 0 | Control data write (command) |

## Serial interface

When the serial interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ), the serial data entry (SI) and serial clock input(SCL) can be accepted with the chip in the non-active state ( $\overline{\mathrm{CS}}=\mathrm{LOW}$ or CS2 $=\mathrm{HIGH}$. The serial interface consists of an 8-bit shift register and a 3-bit counter. Serial data is fetched from the serial data entry pin in the order of D7, D6, ...., and D0 on the leading edge of the serial clock and
converted into 8-bit parallel data on the leading edge of the 8 th serial clock, then processed.
Whether to identify that the serial data entry is display data or command is judged by the A0 input, and $\mathrm{A} 0=\mathrm{HIGH}$ indicates display data and $\mathrm{A} 0=\mathrm{LOW}$ indicates the command. After the chip is set to the non-active state, the A0 input is read and identified at the timing on the $8 \times$ n-th leading edge of the serial clock. Fig. 1 shows the signal chart of the serial interface.


Fig. 1

- When the chip is in the non-active state, both the shift register and counter are reset to the initial state.
- Cannot be read for the serial interface.
- For the SCL signal, pay careful attention to the terminating reflection of lines and external noise. The operation confirmation using actual equipment is recommended.


## Chip select

The SED1575 series has two chip select pins $\overline{\mathrm{CS} 1}$ and CS2 and enables the MPU interface or serial interface only when $\overline{\mathrm{CS} 1}=\mathrm{LOW}$ and CS2 $=$ HIGH.
When Chip Select is in the non-active state, D0 to D7 are in the high impedance state and the $\mathrm{A} 0, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ inputs become invalid. When the serial interface is selected, the shift register and counter are reset.

## Display data RAM and internal register access

Since the SED1575 series access viewed from the MUP side satisfies the cycle time and does not require the wait time, high-speed data transfer is enabled.
The SED 1575 series performs a kind of inter-LSI pipeline processing through the bus holder attached to the internal data bus when it performs the data transfer with the MPU.
For example, when data is written on the display data RAM, the data is first held in the bus holder and written
on the display data RAM up to the next data write cycle. Further, when the MPU reads the contents of display data RAM, the read data at the first data read cycle (dummy) is held in the bus holder and read on the system bus from the bus holder up to the next data read cycle. The read sequence of the display data RAM is restricted. When the address is set, note that the specified address data is not output to the subsequent read instruction and output at the second data read. Therefore single dummy read is required after the address set and write cycle. Fig. 2 shows this relationship.

## Busy flag

When the busy flag is " 1 ", it indicates that the SED1575 series is performing an internal operation, and only the status read instruction can be accepted. The busy flag is output to the D7 pin using the status read command. If the cycle time (tCYC) is ensured, the MPU throughput can be improved greatly since this flag needs not be checked before each command.

- Write

- Read


Fig. 2

## Display Data RAM

## Display data RAM

This display data RAM stores display dot data and consists of $65(8$ pages $\times$ one 8 bit +1$) \times 200$ bits. Desired bits can be accessed by specifying page and column addresses.
Since the MPU display data D7 to D0 correspond to the common direction of the liquid crystal display, the restrictions at display data transfer is reduced and the


## Page address circuit

As shown in Fig. 4, the page address of the display data RAM is specified using the page address set command. To access the data using a new page, the page address is respecified.
The page address 8 ( $\mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0=1,0,0,0$ ) is an indicator dedicated RAM area and only the display data D0 is valid.

## Column address circuit

As shown in Fig. 4, an address on the column side of the display data RAM is specified using the column address set command. Since the specified address is incremented
display configuration with the high degree of freedom can easily be obtained when the SED1575 series is used for the multiple chip configuration.
Besides, the read/write operation to the display data RAM is performed through the I/O buffer from the MPU side independently of the liquid crystal drive signal read. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.


Fig. 3
by 1 whenever the display data read/write command is input, the MPU can successively access the display data.
Besides, the column address stops the increment at the column C 7 H . Since the column and page addresses are independent each other, for example, the page and column addresses need to be respecified respectively to move from the column C7H of page 0 and column 00 H . Further, as shown in Fig. 4, the correspondence relationship between the column address of the display data RAM and the segment address can be reversed using the ADC command (segment driver direction select command). Therefore the IC assignment restrictions at LCD module assembly are reduced.

Table 4

|  | SED1575*** |  |
| :--- | :---: | :---: |
| SEG output | SEG0 $\quad$ SED1577***, SED1578*** |  |
| ADC "0" | $0(\mathrm{H}) \rightarrow$ Column Address $\rightarrow$ A7 $(\mathrm{H})$ | SEG0 $(\mathrm{H}) \rightarrow$ Column Address $\rightarrow$ C7 $(\mathrm{H})$ |
| (D0) "1" | $\mathrm{C} 7(\mathrm{H}) \leftarrow$ Column Address $\leftarrow 20(\mathrm{H})$ | $\mathrm{C} 7(\mathrm{H}) \leftarrow$ Column Address $\leftarrow 0(\mathrm{H})$ |

## Line address circuit

When displaying contents of the display data RAM, the line address circuit is used for specifying the corresponding addresses. See Figure 4. Using the display start line address set command, the top line is normally selected (when the common output state is normal, COM0 is output. And, when reversed, the SED1575*** outputs COM63, SED1577*** outputs COM31 and SED1578*** outputs COM15). For the

SED1575***, the display area of 65 lines is secured starting from the specified display start line address in the address incrementing direction. And, 33 lines are provided for the SED1577***, 17 lines are provided for the SED1578***
Dynamically changing the line address using the display start line address set command enables screen scrolling and page change.


Fig. 4


Fig. 4-2

## Display data latch circuit

The display data latch circuit is a latch that temporarily stores the display data output from the display data RAM to the liquid crystal drive circuit.
Since the Display Normal Rotation/Reversal, Display ON/OFF, and Display All Lighting ON/OFF commands control the data in this latch, the data within the display data RAM is not changed.

## Oscillator Circuit

This oscillator circuit is a CR type oscillator and generates display clocks. The oscillator circuit is valid only when M/S=HIGH and CLS=HIGH and starts oscillation after the Built-in Oscillator Circuit ON command is entered. When CLS=LOW, the oscillation is stopped and the display clocks are entered from the CL pin.

## Display Timing Generator Circuit

This display timing generator circuit generates timing signals from the display clocks to the line address circuit and the display latch circuit. It latches the display data to the display data latch circuit and outputs it to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from the MPU. Therefore
even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.
The circuit also generates the internal common timing, liquid crystal alternating current signal (FR), and synchronous signal (SYNC) from the display clocks. As shown in Fig. 5, the FR normally generates the drive waveforms in the 2 -frame alternating current drive system to the liquid crystal drive circuit. It can generate n -line reversal alternating current drive waveforms by setting data ( $\mathrm{n}-1$ ) to the n -line reversal drive register. If a display quality problem such as crosstalk occurs, it can be improved by using the $n$-line reversal alternating current drive waveforms. Determine the number of lines ( n ) to which alternating current is applied by actually displaying the liquid crystal.
SNYC is a signal that synchronizes the line counter and common timing generator circuit to the SYNC signal output side IC. Therefore the SYNC signal becomes a waveform at a duty ratio of $50 \%$ that synchronizes to the frame synchronization.
When the SED1575 series is used for the multiple chip configuration, the slave side needs to supply the display timing signals (FR, SYNC, CL, and $\overline{\mathrm{DOF}}$ ) from the master side.
Table 5 shows the state of FR, SYNC, CL, or $\overline{\mathrm{DOF}}$.

Table 5

| Operation mode | FR | SYNC | CL | DOF |
| :---: | :---: | :---: | :---: | :---: |
| Master (M/S=HIGH) | Built-in oscillator circuit valid (CLS=HIGH) | Output | Output | Output |
|  | Built-in oscillator circuit invalid (CLS=LOW) | Output | Output | Input |
| Output |  |  |  |  |
| Slave (M/S=LOW) | Built-in oscillator circuit valid (CLS=HIGH) | Input | Input | Input |
|  | Built-in oscillator circuit invalid (CLS=LOW) | Input | Input | Input |
| Input |  |  |  |  |

2-frame alternating current drive waveforms


Fig. 5

## n -line reversal alternating current drive waveforms (Example of $\mathrm{n}=5$ : when the line reversal register is set to 4)



Fig. 6

## Common Output State Selection Circuit

The SED1575 series can set the scanning direction of the COM output using the common output state selection command (see Fig. 6). Therefore the IC assignment restrictions at LCD module assembly are reduced.

Table 6

| State | COM scanning direction |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SED1575*** |  |  | SED1577*** |  |  | SED1578*** |  |  |
| Normal rotation | COM 0 | $\rightarrow$ | COM 63 | COM 0 | $\rightarrow$ | COM 31 | COM 0 | $\rightarrow$ | COM 15 |
| Reversal | COM 63 | $\rightarrow$ | COM 0 | COM 31 | $\rightarrow$ | COM 0 | COM 15 | $\rightarrow$ | COM 0 |

## Liquid Crystal Drive Circuit

These are a 233-channel (SED1575*** and SED1577***), a 217-channel (SED1578***) multiplexers that generate four voltage levels for liquid crystal drive. It outputs the liquid crystal drive voltage that corresponds to the combinations of the display data, COM scanning signal, and FR signal.
Fig. 7 shows examples of the SEG and COM output waveforms.


Fig. 7

## Power Supply Circuit

This power supply circuit is a low power supply consumption one that generates the voltage required for the liquid crystal drive and consists of a boosting circuit, voltage adjusting circuit, and voltage follower circuit. It is valid only at master operation.
The power supply circuit ON/OFF controls the boosting
circuit, voltage adjusting circuit, and voltage follower circuit using the power supply control set command, respectively.
Therefore, it can also use the partial functions of the external power supply and built-in power supply together. Table 7 lists the functions that control 3-bit data using the power control set command and Table 8 lists the reference combinations.

Table 7 Description of controlling bits using the power control set command

| Item | State |  | "0" |
| :--- | :--- | :--- | :--- |
| D2 | Boosting circuit control bit | ON | OFF |
| D1 | Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF |
| D0 | Voltage follower circuit (V/F circuit) control bit | ON | OFF |

Table 8 Reference combinations

| Status of use | D2 | D1 | D0 | Boosting circuit | V adjusting circuit | V/F circuit | External voltage input | Boosting system pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) Built-in power supply used | 1 | 1 | 1 | 0 | 0 | $\bigcirc$ | Vss2 | Used |
| (2) V adjusting circuit and V/F circuit only | 0 | 1 | 1 | X | 0 | 0 | Vout, Vss2 | OPEN |
| (3) V/F circuit only | 0 | 0 | 1 | X | x | 0 | V5, Vss2 | OPEN |
| (4) External power supply only | 0 | 0 | 0 | X | X | X | $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ | OPEN |

- The boosting system pin indicates the CAP1+, CAP1-, CAP2+, CAP2-, or CAP3- pin.
- Although the combinations other than those listed in the above table are also possible, they cannot be recommended because they are not actual use methods.


## Boosting circuit

The boosting circuit incorporated in the SED1575 series enables the quadruple boosting, triple boosting, and double boosting of the VDD - VSS2 potential.
For the quadruple boosting, the VDD $\leftrightarrow$ Vss2 potential is quadruple-boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between CAP1 $+\leftrightarrow$ and CAP1 - , between CAP $2+\leftrightarrow$ and CAP2-, between CAP1 $+\leftrightarrow$ and CAP3-, and between Vss $2 \leftrightarrow$ and Vout.
For the triple boosting, the VDD $\leftrightarrow$ Vss2 potential is
triple-boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between $\mathrm{CAP} 1+\leftrightarrow$ and CAP1-, between CAP2 $+\leftrightarrow$ and CAP2-, and between VSS2 $\leftrightarrow$ and Vout and strapping both CAP3- and Vout pins.
For the double boosting, the VDD $\leftrightarrow$ VSS2 potential is doubly boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between CAP $1+\leftrightarrow$ and CAP1-, and between VsS2 $\leftrightarrow$, setting CAP2+ to OPEN, and Vout and strapping CAP2-, CAP3-, and Vout pins.
Fig. 8 shows the relationships of boosting potential.


Fig. 8

- Set the VSS2" voltage range so that the voltage of the Vout pin cannot exceed the absolute maximum ratings.


## Voltage adjusting circuit

The boosting voltage generated in Vout outputs the liquid crystal drive voltage V5 through the voltage adjusting circuit.
Since the SED1575 series incorporates a high-accuracy constant power supply, 64-step electronic control function, and V5 voltage adjusting resistor, a highaccuracy voltage adjusting circuit can eliminate and save parts.
(A) When using the V5 voltage adjusting built-in resistor The liquid crystal power supply voltage V5 can be controlled only using the command without an external resistor and the light and shade of liquid crystal display be adjusted by using the V5 voltage adjusting built-in resistor and the electronic control function.
The V 5 voltage can be obtained according to Expression A-1 within the range of $|\mathrm{V} 5|<|\mathrm{Vout}|$.

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b}{R a}\right) \cdot V_{E V} \\
& =\left(1+\frac{R b}{R a}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
& {\left[V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right] }
\end{aligned}
$$



Fig. 9

VReg is a constant voltage source within an IC, and the value at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is constant as listed in Table 9 .

Table 9

| DeviceTemperature <br> gradient | Unit | UREG | Unit |  |
| :--- | :---: | :---: | :---: | :---: |
| Internal <br> power supply | -0.05 | $\left[\% /{ }^{\circ} \mathrm{C}\right]$ | -2.1 | $[\mathrm{~V}]$ |

$\alpha$ indicates an electronic control command value. Setting data in a 6 -bit electronic control register enters one state among 64 states. Table 10 lists the values of $\alpha$ based on the setup of the electronic control register.

Table 10

| D5 | D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
|  |  |  | $\vdots$ |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ indicates the V5 voltage adjusting built-in resistance ratio and can be adjusted into eight steps using the V 5 voltage adjusting built-in resistance ratio set command. The reference values of the $(1+\mathrm{Rb} / \mathrm{Ra})$ ratio are obtained as listed in Table 11 by setting 3-bit data in the V5 voltage adjusting built-in resistance ratio register.

Table 11 (Reference values)


It is necessary to take a manufacturing deviation of upto $\pm 7 \%$ of the built-in resistance ratio into consideration. When this is not permissible, supplement external Ra and Rb to ajdust the V 5 voltage.
Figs. 10 show the V5 voltage reference values per temperature gradient device based on the values of the V5 voltage adjusting built-in resistance ratio register and electronic control register at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Fig. 10-1 SED1575*** Temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$ device
$\mathrm{V}_{5}$ voltage based on the values of $\mathrm{V}_{5}$ voltage adjusting built-in resistance ratio register and electronic control register


Fig. 10-2 SED1577***, SED1578*** Temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$ device
$\mathrm{V}_{5}$ voltage based on the values of $\mathrm{V}_{5}$ voltage adjusting built-in resistance ratio register and electronic control register
*SED1578 should be used in system operating voltage ranges. (V5-VDD $=-10 \mathrm{~V}$ or $\mathrm{V}_{5}-\mathrm{V} D \mathrm{D}=$ less than 10V)
<Setting example: SED1575*** When setting V5 $=-9 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ > From Fig. 8 and Expression A-1.

Table 12

| Description | Register |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D5 | D4 | D3 | D2 | D1 | D0 |
|  | - | - | - | 0 | 1 | 0 |
| electronic control | 0 | 1 | 1 | 0 | 0 | 1 |

In this case, Table 13 lists the V5 voltage variable range and pitch width using the electronic control function.
Table 13

| V5 | Min. |  | Typ. |  | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -11.6 | to | -9.3 | to | -7.1 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 67 |  |  | $[\mathrm{mV}]$ |

(B) When using the external resistor (not using the V5 voltage adjusting built-in resistor) (1)
The liquid crystal power supply voltage V5 can also be set by adding the resistors ( Ra ' and Rb ') between Vdd and Vr and between VR and V5 without the V5 voltage adjusting built-in resistor (IRS pin=LOW). Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function.

The V5 voltage can be obtained from Expression B1 by setting the external resistors Ra' and Rb' within the range of $\left|\mathrm{V}_{5}\right|<\mid$ Vout $\mid$.

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot V_{E V} \\
& =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
& {\left[V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right] }
\end{aligned}
$$



Fig. 11
$<$ Setting example: When setting $\mathrm{V}_{5}=-7 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}>$

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = ( $1,0,0,0,0,0$ ). From the foregoing we can establish the expression:

$$
\begin{aligned}
\alpha & =31 \\
V_{R E G} & =-2.1 V
\end{aligned}
$$

From Expression B-1, it follows that

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
-7 V & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
\end{aligned}
$$

Also, suppose the current applied to Ra' and $\mathrm{Rb}^{\prime}$ is $5 \mu \mathrm{~A}$.

$$
R a^{\prime}+R b^{\prime}=1.4 M \Omega
$$

(Expression B-2)
It follows that
Therefore from Expressions B-2 and B-3, we have

$$
\begin{aligned}
\frac{R b^{\prime}}{R a^{\prime}} & =3.12 \\
R a^{\prime} & =340 \mathrm{k} \Omega \\
R b^{\prime} & =1060 \mathrm{k} \Omega
\end{aligned}
$$

In this case, Table 14 lists the V5 voltage variable range and pitch width using the electronic control function.

Table 14

| V5 | Min. | Typ. |  | Max | Unit |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -8.6 | to | -7.0 | to | -5.3 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 52 |  |  | $[\mathrm{mV}]$ |

(C) When using the external resistor (not using the V5 voltage adjusting built-in resistor) (2)
In the use of the above-mentioned external resistor, the liquid crystal power supply voltage V5 can also be set by adding the resistors to finely adjust Ra ' and Rb '. Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function.

The V5 voltage can be obtained from the following expression $\mathrm{C}-1$ by setting the external resistors R 1 , R2 (variable resistors), and R3 within the range of
$\left|\mathrm{V}_{5}\right|<\mid$ Vout $\mid$ and finely adjusting $\mathrm{R} 2(\Delta \mathrm{R} 2)$.
$V_{5}=\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot V_{E V}$
$=\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G}$
$\left[V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right]$
(Expression C-1)


Fig. 12
<Setting example: When setting V5 $=-5$ to -9 V at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ >

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = $(1,0,0,0,0,0)$. From the foregoing we can establish the expression:

$$
\begin{aligned}
\alpha & =31 \\
V_{R E G} & =-2.1 V
\end{aligned}
$$

When $\Delta \mathrm{R}_{2}=0 \Omega$, to obtain V5=-9 V from Expression C1 , it follows that

$$
-9 V=\left(1+\frac{R_{3}+R_{2}}{R_{1}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
$$

(Expression C-2)

When $\Delta \mathrm{R} 2=\mathrm{R} 2$, to obtain $\mathrm{V} 5=-5 \mathrm{~V}$, it follows that

$$
-5 V=\left(1+\frac{R_{3}}{R_{1}+R_{2}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
$$

(Expression C-3)
Also, suppose the current applied between VDD and V5 is $5 \mu \mathrm{~A}$.

$$
R_{1}+R_{2}+R_{3}=1.4 M \Omega
$$

(Expression C-4)
It follows that
Therefore from Expressions C-2, C-3, and C-4, we have

$$
\begin{aligned}
& R_{1}=264 k \Omega \\
& R_{2}=211 k \Omega \\
& R_{3}=925 k \Omega
\end{aligned}
$$

In this case, Table 6-15 lists the V5 voltage variable range and pitch width using the electronic control function.
Table 15

| V5 | Min. |  | Typ. |  | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -8.7 | to | -7.0 | to | -5.3 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 53 |  |  | $[\mathrm{mV}]$ |

- When using the V5 voltage adjusting built-in resistor or electronic control function, the state where at least the voltage adjusting circuit and voltage follower circuit are operated together needs to be set using the power control set command. Also when the boosting circuit is OFF, the voltage needs to be applied from Vout.
- The Vr pin is valid only when the V5 voltage adjusting built-in resistor (IRS pin=LOW). Set the Vr pin to OPEN when using the V5 voltage adjusting built-in resistor (IRS pin=HIGH).
- Since the VR pin has high input impedance, noise must be taken into consideration such as for short and shielded lines.


## Liquid crystal voltage generator circuit

The V5 voltage is resistor-split within an IC and generates the $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$, and $\mathrm{V}_{4}$ potentials required for the liquid crystal drive.
Further, the $V_{1}, V_{2}, V_{3}$, and $V_{4}$ potentials are impedanceconverted by the voltage follower and supplied to the liquid crystal drive circuit.
Using the bias set command allows you to select a desired bias ratio from $1 / 9$ or $1 / 7$ for the SED $1575^{*} *_{*}$ and $1 / 6$ or $1 / 5$ for the SED1577*** and SED1578***.

## High power mode

The power supply circuit incorporated in the SED1575 series has the ultra-low power consumption (normal mode: $\overline{\mathrm{HPM}}=\mathrm{HIGH}$ ). Therefore the display quality
may be deteriorated in large load liquid crystal or panels. In this case, the display quality can be improved by setting $\overline{\mathrm{HPM}}$ pin=LOW (high power mode). Whether to use the power supply circuit in this mode should need the display confirmation by actual equipment.
Besides, if the improvement is insufficient even for the high power mode setting, the crystal liquid drive power needs to be supplied externally.

## Command sequence when the built-in power supply is turned off

To turn off the built-in power supply, set it in the power save state and then turn off the power supply according to the command sequence shown in Fig. 13 (procedure).

| Procedure | - Description | nd address |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | (Command, state) |  | D6 D |  |
| Step1 | Power save | 1 |  |  |
| Step2 | Turning off the built -in power supply |  |  |  |

Fig. 13

## Reference circuit examples

(1) Built-in power supply used
(1) When using the $V_{5}$ voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)

(2) Only the voltage adjusting circuit and V/F circuit used
(1) When using the $\mathrm{V}_{5}$ voltage adjusting built-in resistor

(2) When not using the $V_{5}$ voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)


(3) Only the V/F circuit used

(4) Only the external power supply used Depending on all external power supplies


Common reference setting example
At $\mathrm{V}_{5}=-8$ to -12 V variable

| Item | Setting value | Unit |
| :---: | :---: | :---: |
| C 1 | 1.0 to 4.7 | $\mu \mathrm{~F}$ |
| C 2 | 0.01 to 1.0 | $\mu \mathrm{~F}$ |

Fig. 14
*1 Since the VR pin has high input impedance, it uses short and shielded wires.
*2 $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are determined according to the size of the LCD panel. Set a value so that the liquid crystal drive voltage can be stable.
[Setting example] • Turn on the V adjusting circuit and the V/F circuit and apply external voltage.

- Display LCD heavy load patterns like lateral stripes and determine C 2 so that the liquid crystal drive voltages (V1 to V5) can be stable.
- Then turn on all built-in power supplies and determine C 1 .
*3 Capacity is connected in order to stabilize voltage between Vdd and Vss power supplies.
*4 When the built-in V/F circuit is used to drive an LCD panel with heavy alternating or direct current load, we recommend that external resistance be connected in order to stabilize V/F outputs, or electric potentials, $\mathrm{V}_{1}, \mathrm{~V}_{2}$, V3 and V4.


Adjust resistance value R 4 to the optimal level by checking driving waveform displayed on the LCD.

Reference setting: $\mathrm{R} 4=0.1$ to $1.0[\mathrm{M} \Omega]$

Fig. 15
*5 Precautions when installing the COG
When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display. Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and Vss2) of this IC are being switched over by use of the transistor with very low ON-resistance of about $10 \Omega$. However, when installing the COG,
the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V}_{3}$ and V 4 ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause nonconformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.
Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.


## Reset Circuit

When the $\overline{\mathrm{RES}}$ input is set to the LOW level, this LSI enters each of the initial setting states

1. Display OFF
2. Display Normal Rotation
3. ADC Select: Normal rotation (ADC command D0=0)
4. Power Control Register: (D2,D1,D0) $=(0,0,0)$
5. Register Data Clear within Serial Interface
6. LCD Power Supply Bias Ratio:

SED1575: 1/9 bias
SED1577: 1/6 bias
7. n-Line Alternating Current Reversal Drive Reset
8. Sleeve mode cancel (standby mode is not canceled)
9. Display All Lighting OFF: (Display All Lighting ON/OFF command D0=LOW)
10. Built-in Oscillator Circuit stopped
11. Static Indicator OFF

Static Indicator Register: $(D 1, D 2)=(0,0)$
12. Read Modify Write OFF
13. Display start line set to the first line
14. Column address set to address 0
15. Page address set to page 0
16. Common Output State Normal rotation
17. V5 Voltage Adjusting Built-in Resistance Ratio Register: (D2,D1,D0) $=(0,0,0)$
18. Electronic Control Register Set Mode Reset

Electronic Control Register* (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0,0)$
19. n-Line Alternating Current Reversal Register: (D3, $\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,0,0)$
20. Test Mode Reset

Exemplary connection diagram 2.


On the other hand, when using the reset command, only the items 11 to 20 of the above-mentioned initial setting are executed.

When the power is turned on, the initialization using the $\overline{\text { RES }}$ pin is required. After the initialization using the $\overline{\mathrm{RES}}$ pin, each input pin needs to be controlled normally. Besides, when the MPU control signal has high impedance, overcurrent may be applied to an IC. After turning on the power, take action so that the input pin cannot have high impedance.
The SED1575 Series discharge electric charges of V5 and Vout at RES pin is set to the LOW level. If external power supplies for driving LCD are used, do not input external power while the $\overline{\mathrm{RES}}$ pin is set to the LOW level to prevent short-circuiting between the external power supplies and VDD.

## 7. COMMAND

The SED 1575 series identifies data bus signals according to the combinations of $A 0, \overline{R D}(E)$, and $\overline{W R}(R / \bar{W})$. Since the interpretation and execution of commands are performed only by the internal timing independently of external clocks, the SED1575 performs high-speed processing that does not require busy check normally.
The 80 series MPU interface starts commands by inputting low pulses to the $\overline{\mathrm{RD}}$ pin at read and to the $\overline{\mathrm{WR}}$ pin at write operation. The 68 series MPU interface enters the read state when HIGH is input to the $\mathrm{R} / \overline{\mathrm{W}}$ pin. It enters the write state when LOW is input to the same pin. It starts commands by inputting high pulses to the E pin (for the timing, see the Timing Characteristics of Chapter 10). Therefore the 68 series MPU interface differs from the 80 series MPU interface in that $\overline{\mathrm{RD}}(\mathrm{E})$ is set to " $1(\mathrm{H})$ " at status read and display data read in the Command Description and Command Table. The command description is given below by taking the 80 series MPU interface as an example.
When selecting the serial interface, enter sequential data from D7.

## Command description

## (1) Display ON/OFF

This command specifies display ON/OFF.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD | $\overline{\mathbf{R D}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Display ON |
|  |  |  |  |  |  |  |  |  | 0 | Display OFF |  |

For display OFF, the segment and common drivers output the VDD level.

## (2) Display Start Line Set

This command specifies the display start line address of the display data RAM shown in Fig. 4. The display area is displayed for 65 lines for the SED1575***, 33 lines for the SED1577*** and 17 lines for the SED1578*** from the specified line address to the line address increment direction. When this command is used to dynamically change the line address, the vertical smooth scroll and page change are enabled. For details, see the Line address circuit of "Function Description".

| A0 | $\frac{E}{R D}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  |  |  |  |  |  |  | $\downarrow$ |  |  |  | $\downarrow$ |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 62 |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 63 |

## (3) Page Address Set

This command specifies the page address that corresponds to the low address when accessing the display data RAM shown in Fig. 4 from the MPU side. The display data RAM can access desired bits when the page address and column address are specified. Even when the page address is changed, the display state will not be changed. For details, see the Page address circuit of "Function Description".

|  | $\mathbf{E} \mathbf{E}$ | $\frac{\mathbf{R} / \overline{\mathbf{W}}}{}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 2 |
|  |  |  |  |  |  |  | $\downarrow$ |  |  | $\downarrow$ |  |
|  |  |  |  |  |  | 0 | 1 | 1 | 1 | 7 |  |
|  |  |  |  |  |  | 1 | 0 | 0 | 0 | 8 |  |

## (4) Column Address Set

This command specifies the column address of the display data RAM shown in Fig. 4. The column address is set (basically successively) by dividing it into high-order four bits and low-order four bits. Since the column address is automatically incremented by 1 whenever the display data RAM is accessed. The MPU can successively read/write the display data. The column address stops the increment at C 7 H . In this case, the page address is not changed successively. For details, see the Column address circuit of "Function Description".

|  | A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-order bit $\rightarrow$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| Low-order bit $\rightarrow$ |  |  |  |  |  |  | 0 | A3 | A2 | A1 | A0 |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  | $\downarrow$ |  |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 166 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 167 |
|  | $\downarrow$ |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 198 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 199 |

## (5) Status Read

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{\mathrm{R} / \overline{\mathrm{W}}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF | RESET | 0 | 0 | 0 | 0 |


| BUSY | When BUSY=1, indicates an internal operation being done or reset. <br> The command cannot be accepted until BUSY=0 is reached. However, if the cycle time is <br> satisfied, the command needs not be checked. |
| :---: | :--- |
| ADC | Indicates the correspondence relationship between the column address and segment driver. <br> 0: Reversal (column address $199-n \leftrightarrow S E G$ n <br> 1: Normal rotation (column address $n \leftrightarrow S E G$ <br> (Reverses the polarity of ADC command.) $n$ ) |
| ON/OFF | ON/OFF: Specifies display ON/OFF <br> 0: Display ON <br> 1: Display OFF <br> (Reverses the polarity of display ON/OFF command.) |
| RESET | Indicates the RES signal or that initial setting is being done using the reset command. <br> 0: Operating state <br> 1: Resetting |

## (6) Display Data Write

This command writes 8-bit data to the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively write the display data.

|  |  | E | $\bar{W}$ |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 |  | 0 | Write data |  |  |  |  |  |  |  |  |

## (7) Display Data Read

This command reads the 8 -bit data in the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively read the data consisting of multiple words.
Besides, immediately after the column address is set, dummy read is required one time. For details, see the description of the Display data RAM and internal register access of "Function Description".
When using the serial interface, the display cannot be read.

| A |  |  | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  | 1 | Read data |  |  |  |  |  |  |  |

## (8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence relationship between the column address of the display RAM data shown in Fig. 4 and the segment driver output. Therefore the order of the segment driver output pin can be reversed using the command. After the display data is written and read, the column address is incremented by 1 according to the column address of Fig. 4. For details, see the Column address circuit of "Function Description".

| A0 | $\overline{\mathrm{ED}}$ | $\mathbf{R} / \overline{\mathrm{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Clockwise (normal rotation) |
|  |  |  |  |  |  |  |  |  |  | 1 | Counterclockwise (reversal) |

## (9) Display Normal Rotation/Reversal

This command can reversal display lighting and non-lighting without overwriting the contents of display data RAM. In this case, the contents of display data RAM are held.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}} \mathbf{~} \overline{\mathbf{R} / \overline{\mathbf{W}}}$ |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Setting |

## (10) Display All Lighting ON/OFF

This command can forcedly make all display set in the lighting state irrespective of the contents of display data RAM. In this case, the contents of display data RAM are held.
This command has priority over the display normal rotation/reversal command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display state |  |
|  |  |  |  |  |  |  |  |  |  |  | 1 | Display all lighting |

## (11) LCD Bias Set

This command selects the bias ratio of the voltage required for liquid crystal drive. The command is valid when the $\mathrm{V} /$ $F$ circuit of the power supply circuit is operated.

| A0 | E R/W |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | SED1575** | SED1577*** |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1/9 bias | 1/6 bias |
|  |  |  |  |  |  |  |  |  |  | 1 | 1/7 bias | 1/5 bias |

## (12) Read Modify Write

This command is used together with the end command. Once this command is entered, the column address can be incremented by 1 only using the display data write command instead of being changed using the display read command. This state is held until the end command is entered. When the end command is entered, the column address returns to the address when the read modify write command is entered. This function can reduce the load of the MPU when repeatedly changing data for a specific display area such as a blinking cursor.

|  |  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |

* The commands other than Display Data Read/Write can be used even in Read Modify Write mode. However, the column address set command cannot be used.
- Sequence for cursor display


Fig. 16

## (13) End

This command resets the Read Modify Write mode and returns the column address to the mode initial address.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 |  |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Fig. 17

## (14) Reset

This command initializes Display Start Line, Column Address, Page Address, Common Output State, V5 Voltage Adjusting Built-in Resistance Ratio, Electronic Control, and Static Indicator and resets the Read Modify Write mode and Test mode. This will not have any effect on the display data RAM. For details, see the Reset of " Function Description".
Reset operation is performed after the reset command is entered.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{W R}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power is applied is performed using the reset signal to the $\overline{\text { RES }}$ pin. The reset command cannot be substituted for the signal.

## (15) Common Output State Selection

This command can select the scanning direction of the COM output pin. For details, see the Common Output State Selection Circuit of "Function Description".

| $A 0 \frac{E}{R D} \frac{R / \bar{W}}{W R}$ | D7 D6 D5 D4 D3 D2 D1 D0 |  | SED1575*** | Selected state SED1577* | SED1578*** |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 010 | $\begin{array}{llllllll} 1 & 1 & 0 & 0 & 0 & * & * & * \\ 1 & & & & & \end{array}$ | Normal rotation Reversal | $\begin{aligned} & \text { COM0 } \rightarrow \text { COM63 } \\ & \text { COM63 } \rightarrow \text { COM0 } \end{aligned}$ | $\begin{aligned} & \mathrm{COM} 0 \rightarrow \mathrm{COM} 31 \\ & \mathrm{COM} 31 \rightarrow \mathrm{COM} \end{aligned}$ | $\begin{aligned} & \text { COMO } \rightarrow \text { COM15 } \\ & \text { COM15 } \rightarrow \text { COM0 } \end{aligned}$ |

*: Invalid bit

## (16) Power Control Set

This command sets the function of the power supply circuit. For details, see the Power Supply Circuit of "Function Description".

(V/F circuit: Voltage follower circuit, V adjusting circuit: voltage adjusting circuit)

## (17) V5 Voltage Adjusting Built-in Resistance Ratio Set

This command sets the V5 voltage adjusting built-in resistance ratio. For details, see the Power Supply Circuit of "Function Description".

| A0 | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{\bar{W} R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb to Ra ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
|  |  |  |  |  |  |  |  | 0 | 0 | 1 |  |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 |  |
|  |  |  |  |  |  |  |  |  | $\downarrow$ |  | $\downarrow$ |
|  |  |  |  |  |  |  |  | 1 | 1 | 0 |  |
|  |  |  |  |  |  |  |  | 1 | 1 | 1 | Large |

## (18) Electronic Control (2-Byte Command)

This command controls the liquid crystal drive voltage V5 output from the voltage adjusting circuit of the built-in liquid crystal power supply and can adjust the light and shade of liquid crystal display.
Since this command is a 2-byte command that is used together with the electronic control mode set command and electronic control register set command, always use both the commands consecutively.

- Electronic Control Mode Set

Entering this command validates the electronic control register set command. Once the electronic control mode is set, the commands other than the electronic control register set command cannot be used. This state is reset after data is set in the register using the electronic control register set command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathbf{R} / \overline{\mathrm{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR | D6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |

- Electronic Control Register Set

This command is used to set 6-bit data in the electronic volume register to allow the liquid crystal drive voltage V5 to enter one-state voltage value among 64 -state voltage values.
After this command is entered and the electronic control register is set, the electronic control mode is reset.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}} \mathbf{~} \mathbf{R} / \overline{\mathbf{W R}}$ |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | \| V5 $\mid$ |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 0 | 1 | Small |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 1 | 0 |  |
|  |  |  |  |  |  |  | $\downarrow$ |  |  |  | $\downarrow$ |
| 0 | 1 | 0 | $*$ | $*$ | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | $*$ | $*$ | 1 | 1 | 1 | 1 | 1 | 1 | Large |

When not using the electronic control function, set (1,0,0,0,0,0).

- Sequence of the electronic control register set


Fig. 18

## (19) Static Indicator (2-Byte Command)

This command controls the indicator display of the static drive system. The static indicator display is controlled only using this command, and this command is independent of other display control commands.
The static indicator is used to connect the SYNC pin to one of its liquid crystal drive electrodes and the FRS pin to the other. For the electrodes used for the static indicator, the pattern separated from the electrodes for dynamic drive are recommended. When this pattern is too adjacent, the deterioration of liquid crystal and electrodes may be caused.
Since the static indicator ON command is a 2-byte command that is used together with the static indicator register set command, always use both the commands consecutively. (The static indicator OFF command is a 1-byte command.)

- Static Indicator ON/OFF

Entering the static indicator ON command validates the static indicator register set command. Once the static indicator ON command is entered, the commands other than the static indicator register set command cannot be used. This state is reset after the data is set in the register using the static indicator register set command.

|  |  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathrm{W}}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static indicator |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |
|  |  |  |  |  |  |  |  |  |  | 1 | ON |

- Static Indicator Register Set

This command sets data in the 2-bit static indicator register and sets the blinking state of the static indicator.

| A0 | $\frac{E}{R D}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Indicator display state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | * | * | * | * | * | * | 0 | 0 | OFF |
|  |  |  |  |  |  |  |  |  | 0 | 1 | ON (blinks at an interval of approximately 0.5 second.) |
|  |  |  |  |  |  |  |  |  | 1 | 0 | ON (blinks at an interval of approximately one second.) |
|  |  |  |  |  |  |  |  |  | 1 | 1 | ON (goes on at all times.) |

*: Invalid bit

- Sequence of Static Indicator Register Set


Fig. 19

## (20) Power Save

This command makes the static indicator enter the power save state and can greatly reduce the power consumption. The power save state consists of the sleep state and stand-by state.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | $\mathbf{R D}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Power save state |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Stand-by state |
|  |  |  |  |  |  |  |  |  |  | 1 | Sleep state |

The operating state before the display data and power save activation is held in the sleep and stand-by states, and the display data RAM can also be accessed from the MPU.

- Sleep State

This command stops all the operations of LCD display systems, and can reduce the power consumption approximate to the static current when they are not accessed from the MPU. The internal state in the sleep state is as follows:
(1) The oscillator circuit and the LCD power supply circuit are stopped.
(2) All liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level.

- Stand-by State

This command stops the operation of the duty LCD display system and operates only the static drive system for indicators. Consequently the minimum current consumption required for the static drive is obtained. The internal state in the stand-by state is as follows:
(1) The LCD power supply circuit is stopped. The oscillator circuit is operated.
(2) The duty drive system liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level. The static drive system is operated.

* When using external power supplies, it is recommended that the function of the external power supply circuit should be stopped at power save activation. For example, when providing each level of the liquid crystal drive voltage using a stand-alone split resistor circuit, it is recommended that the circuit which cuts off the current applied to the split resistor circuit should be added at power save activation. The SED1575 series has the liquid crystal display blanking control pin DOF and is set to LOW at power save activation. The function of the external power supply circuit can be stopped using the DOF output.


## (21) Power Save Reset

This command resets the power save state and returns the state before power save activation.

| E R/W |  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | RD | WR |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

## (22) n-Line Reversal Drive Register Set

This command sets the number of reversal lines of the liquid crystal drive in the register. 2 to 16 lines can be set. For details, see the Display Timing Generator Circuit of "Function Description".

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line of reversal lines |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | - |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 2 |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 3 |
|  |  |  |  |  |  |  |  | $\downarrow$ |  |  |  |
|  |  |  |  |  |  | 1 | 1 | 1 | 0 | 1 |  |
|  |  |  |  |  |  |  | 1 | 1 | 15 |  |  |

## (23) n-Line Reversal Drive Reset

This command resets the n-line reversal alternating current drive and returns to the normal 2 -frame reversal alternating current drive system. The value of the n -line reversal alternating current drive register is not changed.

| A0 |  |  | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

## (24) Built-in Oscillator Circuit ON

This command starts the operation of the built-in CR oscillator circuit. This command is valid only for the master operation (M/S=HIGH) and built-in oscillator circuit valid (CLS=HIGH).


## (25) NOP

Non-OPeration

|  |  | $\frac{E}{R D}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 |  | D6 | D5 | D4 | D3 | D2 | D1 | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 0 | 1 |  | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |

## (26) Test

IC chip test command. Do not use this command. If the test command is used incorrectly, it can be reset by setting the RES input to LOW or by using the reset command or NOP.

(Note) Although the SED1575 series holds the command operating state, it may change the internal state if excessive foreign noise is entered. Such action that suppresses the generation of noise and prevents the effect of noise needs to be taken on installation and systems. Besides, to prevent sudden noise, it is recommended that the operating state should periodically be refreshed.

Table 16 SED1575 Series Commands

| Command | Command code |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}} \overline{\mathrm{WR}}$ | D7 D6 D | D5 | 5 D4 | D3 | D2 | D1 D0 |  |
| (1) Display ON/OFF | 0 | 10 | 10 |  | 0 |  |  | $\begin{array}{ll} \hline 1 & 0 \\ & 1 \\ \hline \end{array}$ | LCD displayON/OFF <br> $0:$ OFF, $1: ~ O N$ |
| (2) Display Start Line Set | 0 | 10 | 01 |  | Dis | ay sta | art ad | address | Sets the display start line address of the display RAM. |
| (3) Page Address Set | 0 | 0 | 10 |  | 1 |  |  |  | Sets the page address of the display RAM. |
| (4) Column Address Set High-Order Bit <br> Column Address Set Low-Order Bit |  | $\begin{array}{ll} \hline 1 & 0 \\ 1 & 0 \end{array}$ | $\begin{array}{ll} 0 & 0 \\ 0 & 0 \end{array}$ |  |  | $\begin{gathered} \mathrm{Hig} \\ \mathrm{C} \\ \mathrm{ad} \\ \mathrm{Lov} \\ \mathrm{C} \\ \mathrm{ad} \end{gathered}$ |  | order mn rder mn ess | Sets the high-order four bits of the column address of the display RAM. <br> Sets the low-order four bits of the column address of the display RAM. |
| (5) Status Read | 0 | $0 \quad 1$ | Statu |  |  | 0 | 0 | 00 | Reads the status information. |
| (6) Display Data Read | 1 | 10 |  |  | Write | data |  |  | Writes data on the display RAM. |
| (7) Display Data Write | 1 | $0 \quad 1$ |  |  | Read | data |  |  | Reads data from the display RAM. |
| (8) ADC Select | 0 | 10 | 10 |  |  |  |  | $\begin{array}{ll} \hline 0 & 0 \\ & 1 \end{array}$ | Supports the SEG output of the display RAM address. 0 : normal rotation, 1: Reversal |
| (9) Display Normal Rotation/Reversal | 0 | 10 | 10 |  | 0 |  |  | $\begin{array}{ll} \hline 10 \\ & 1 \end{array}$ | LCD display normal rotation/ reversal 0 : normal rotation, 1: Reversal |
| (10) Display All Lighting ON/OFF | 0 | 10 | 10 | 1 | 0 |  |  | $\begin{array}{ll} \hline 0 & 0 \\ & 1 \\ \hline \end{array}$ | Display all lighting <br> 0 : normal display, 1: All ON |
| (11) LCD Bias Set | 0 | 10 | 10 |  | 0 |  |  | $\begin{array}{ll} \hline 1 & 0 \\ & 1 \end{array}$ | Sets the LCD drive voltage bias ratio SED1575*** 0: 1/9, 1: 1/7, <br> SED1577*** 0: 1/6, 1: $1 / 5$ |
| (12) Read Modify Write | 0 | 10 | 11 |  | 0 | 0 | 0 | 00 | Increments the column address. At write operation: By 1, at read: 0 |
| (13) End | 0 | 10 | 11 | 1 | 0 | 1 | 1 | 10 | Resets Read Modify Write. |
| (14) Reset | 0 | 10 | 11 | 1 | 0 | 0 | 0 | 10 | Internal resetting |
| (15) Common Output State Selection | 0 | 10 | 11 | 0 | 0 |  | * | * * | Selects the scanning direction of the COM output. <br> 0: Normal rotation, 1: Reversal |
| (16) Power Control Set | 0 | 10 | 00 |  | 0 |  |  | erating state | Selects the state of the built-in power supply |
| (17) $\mathrm{V}_{5}$ Voltage Adjusting Internal Resistance Ratio Set | 0 | 10 | 00 | 1 | 0 |  |  | istance setting | Selects the state of the built-in resistance ratio ( $\mathrm{Rb} / \mathrm{Ra}$ ). |
| (18) Electronic Control Mode Set Electronic Control Register Set |  |  | $\begin{array}{ll} \hline 1 & 0 \\ * & \end{array}$ |  |  | 0 <br> lectro ontrol | 0 | $01$ | Sets the $\mathrm{V}_{5}$ output voltage in the electronic register. |
| (19) Static Indicator ON/OFF <br> Static Indicator Register Set |  |  | $10$ |  |  |  |  | $\begin{array}{lr} \hline 0 & 0 \\ & 1 \\ & \text { State } \end{array}$ | 0: OFF, 1: ON <br> Sets the blinking state. |
| (20) Power Save | 0 | 10 |  |  | 0 |  |  | $\begin{array}{ll} \hline 0 & 0 \\ & 1 \\ \hline \end{array}$ | Moves to the power save state. 0 : Stand-by, 1: Sleep |
| (21) Power Save Reset | 0 | 10 | 11 | 1 | 0 | 0 | 0 | $0 \quad 1$ | Resets power save. |
| (22) n-Line Reversal Drive Register Set | 0 | 10 | 00 | 1 | 1 |  |  | er of al Line | Sets the number of line reversal drive lines. |
| (23) n-Line Reversal Drive Reset | 0 | 10 | 11 | 1 |  | 0 | 1 | $0 \quad 0$ | Resets the line reversal drive. |
| (24) Built-in Oscillator Circuit ON | 0 | 10 | 10 | 1 | 0 | 1 | 0 | 11 | Starts the operation of the built-in CR oscillator circuit. |
| (25) NOP | 0 | 10 | 11 | 1 | 0 | 0 | 0 | 11 | Non-Operation command |
| (26) Test | 0 | 10 | 11 | 1 | 1 | * | * | * * | Do not use the IC chip test command. |

*: Invalid bit

## Instruction Setup: Reference

## (1) Initial Setting



Notes: Reference items
*1: If external power supplies for driving LCD are used, do not supply voltage on Vout or V5 pin during the period when $\overline{\mathrm{RES}}=$ LOW. Instead, input voltage after releasing the reset state. Function Description "Reset Circuit"
*2: The contents of DDRAM are not defined even in the initial setting state after resetting. Function Description Section "Reset Circuit"
*3: Command Description Item (24) Built-in oscillator circuit ON
*4: Command Description Item (11) LCD bias set
*5: Command Description Item (8) ADC select
*6: Command Description Item (15) Common output state selection
*7: Function Description Section "Display Timing Generator Circuit", Command Description Item (22) n-Line Reversal Register Set
*8: Function Description Section "Power Supply Circuit" and Command Description Item (17) V5 Voltage Adjusting Built-in Resistance ratio Set
*9: Function Description Section "Power Supply Circuit" and Command Description Item (18) Electronic Control
*10: Function Description Section "Power Supply Circuit" and Command Description Item (16) Power Control Set

## (2) Data Display



Notes: Reference items
*11: Command Description Item (2) Display Start Line Set
*12: Command Description Item (3) Page Address Set
*13: Command Description Item (4) Column Address Set
*14: The contents of DDRAM is not defined after completing initial setting. Enter data in each DDRAM to be used for display.
Command Description Item (6) Display Data Write
*15: Avoid activating the display function with entering space characters as the data if possible. Command Description Item (1) Display ON/OFF

## (3) Power OFF *16



Notes: Reference items
*16: This IC is a VDD - Vss power system circuit controlling the LCD driving circuit for the VDD - V5 power system. Shutting of power with voltage remaining in the VDD - V5 power system may cause uncontrolling voltage to be output from the SEG and COM pins. Follow the Power OFF sequence.
*17: Command Description Item Power Saving
*18: When external power supplies for driving LCD are used, turn all external power supplies off before entering reset state.
Function Description Item Reset Circuit
*19: The reference value for the threshold voltage of the LCD panel is 1 [V].
When the built-in power circuit is used, the discharge time, th , or the time interval between the point when the reset state has started and the point when voltage between VdD and V5 becomes 1 [V] depends on the VDD - Vss power voltage and the capacity C2 connected between V1 - V5 and VdD.


Fig. 20
Set up $\mathrm{tL}_{\mathrm{L}}$ so that the relationship, $\mathrm{t}_{\mathrm{L}}>\mathrm{t}_{\mathrm{H}}$, is maintained. A state of $\mathrm{t}_{\mathrm{L}}<\mathrm{t}_{\mathrm{H}}$ may cause faulty display.


Fig. 21


If command control is disabled when power is OFF, take action so that the relationship, $\mathrm{tL}>\mathrm{th}$, is maintained by measures such as making the trailing characteristic of power (VDD - Vss) longer.

Fig. 22

## 8. ABSOLUTE MAXIMUM RATINGS

Table 17
Vss=0 V unless specified otherwise

| Item |  | Symbol | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  | VdD | -0.3 | to | +7.0 | V |
| Power supply voltage (2) (Based on Vdd) | At triple boosting <br> At quadruple boosting | Vss2 | $\begin{aligned} & -7.0 \\ & -6.0 \\ & -4.5 \\ & \hline \end{aligned}$ | to <br> to <br> to | $\begin{aligned} & +0.3 \\ & +0.3 \\ & +0.3 \\ & \hline \end{aligned}$ |  |
| Power supply voltage (3) (Based on VDD) |  | $V_{5}$, Vout | -20.0 | to | +0.3 |  |
| Power supply voltage (4) (Based on VDD) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | $V_{5}$ | to | +0.3 |  |
| Input voltage |  | Vin | -0.3 | to | VdD+0.3 |  |
| Output voltage |  | Vo | -0.3 | to | VdD+0.3 |  |
| Operating temperature |  | Topr | -40 | to | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP <br> Bare chip | Tstr | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +100 \\ & +125 \end{aligned}$ |  |



System (MPU) side


SED1575 side

Fig. 23
(Notes) 1. The values of the VSS2, V 1 to V5, and Vout voltages are based on Vdd=0 V.
2. The $V_{1}, V_{2}, V_{3}$, and $V_{4}$ voltages must always satisfy the condition of $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$.
3. The Vss2 and Vout voltages must always satisfy the condition of VdD $\geq$ Vss $\geq$ Vss2 $\geq$ Vout.
4. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

## 9. DC CHARACTERISTICS

Table 18
Unless otherwise specified, Vss $=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item |  | Symbol | Condition |  | Specification value |  |  | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Operating voltage (1) |  |  | $\begin{aligned} & \text { VDD } \\ & \text { VDD } \end{aligned}$ | $\begin{aligned} & \text { SED1575*3*/SEI } \\ & \text { SED1575*0*/SE } \\ & \text { /SED1578*0* } \end{aligned}$ | $\begin{aligned} & \hline \text { D1577*3* } \\ & \text { D1577*0* } \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 3.6 \end{aligned}$ | - | $\begin{aligned} & 3.6 \\ & 5.5 \end{aligned}$ | V | $\begin{aligned} & \text { VDD *1 } \\ & \text { VDD *1 } \end{aligned}$ |
| Operating voltage (2) |  | Vss2 | (Based on VDD) |  | -6.0 |  | -1.8 | Vss2 |  |
| Operating voltage (3) |  | $V_{5}$ $V_{5}$ $V_{5}$ $V_{1}, V_{2}$ $V_{3}, V_{4}$ | $\begin{array}{\|l} \hline \text { SED1575*** (Ba } \\ \text { SED1577*** (Ba } \\ \text { SED1578*** (Ba } \\ \text { (Based on VDD) } \\ \text { (Based on VDD) } \\ \hline \end{array}$ | sed on VDD) (Based on VDD) sed on VdD) | $\begin{gathered} -18.0 \\ -16.0 \\ -10.0 \\ 0.4 \times \mathrm{V}_{5} \\ \mathrm{~V}_{5} \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline-4.5 \\ -4.5 \\ -4.5 \\ \text { VDD } \\ 0.6 \times V_{5} \end{gathered}$ | $\begin{aligned} & V_{5}{ }^{*} 2 \\ & V_{5}{ }^{*} 2 \\ & V_{5}{ }^{* 2} \\ & V_{1}, V_{2} \\ & V_{3}, V_{4} \end{aligned}$ |  |
| High level input voltage Low level input voltage |  | VIHC <br> VILC |  |  | $\begin{gathered} 0.8 \times \mathrm{VDD} \\ \mathrm{Vss} \end{gathered}$ | - | $\begin{gathered} \hline \mathrm{VDD} \\ 0.2 \times \mathrm{VDD} \end{gathered}$ | $\begin{aligned} & * 3 \\ & * 3 \end{aligned}$ |  |
| High level output voltage Low level output voltage |  | Voнc Volc | $\begin{aligned} & \mathrm{IOH}=-0.5 \mathrm{~mA} \\ & \mathrm{loL}=0.5 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 0.8 \times \mathrm{VDD} \\ \mathrm{Vss} \end{gathered}$ | - | $\begin{gathered} \hline \mathrm{VDD} \\ 0.2 \times \mathrm{VDD} \end{gathered}$ | $\begin{aligned} & * 4 \\ & * 4 \end{aligned}$ |  |
| Input leak current Output leak current |  | $\begin{aligned} & \hline \text { ILI } \\ & \text { ILO } \end{aligned}$ | VIN=Vdd or Vss |  | $\begin{aligned} & \hline-1.0 \\ & -3.0 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 3.0 \end{aligned}$ | $\mu \mathrm{A}$ | $\begin{aligned} & * 5 \\ & * \\ & \hline \text { *6 } \end{aligned}$ |
| Liquid crystal driver On resistance |  | Ron | $\begin{aligned} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Based on VDD) } \end{aligned}$ | $\begin{aligned} & V_{5}=-14.0 \mathrm{~V} \\ & \mathrm{~V}_{5}=-8.0 \mathrm{~V} \end{aligned}$ | $-$ | $\begin{aligned} & 2.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.4 \end{aligned}$ | $\mathrm{K} \Omega$ | $\begin{gathered} \text { SEGn } \\ \text { COMn *7 } \end{gathered}$ |
| Static current consumption Output leak current |  | $\begin{gathered} \hline \text { ISSQ } \\ \text { I5Q } \end{gathered}$ | $\mathrm{V}_{5}=-18.0 \mathrm{~V}$ (Based | ed on VDD) | - | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | $\begin{gathered} \hline 5 \\ 15 \end{gathered}$ | $\mu \mathrm{A}$ | $\begin{gathered} \text { Vss, Vss2 } \\ \text { V }_{5} \end{gathered}$ |
| Input pin capacity |  | Cin | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | - | 5.0 | 8.0 | pF |  |
| Oscillating frequency | Built-in oscillation External input | fosc <br> fCL | $\begin{aligned} & \hline \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \text { SED15 } \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \text {, SED15 } \\ & \mathrm{Ta}=25^{\circ} \mathrm{C}, \text { SED15 } \end{aligned}$ | 575*** <br> 577*** <br> $578 * * *$ | $\begin{gathered} \hline 18 \\ 4.5 \\ 2.25 \\ 1.13 \end{gathered}$ | $\begin{gathered} \hline 22 \\ \\ 5.5 \\ 2.75 \\ 1.38 \end{gathered}$ | $\begin{gathered} \hline 26 \\ 6.5 \\ 3.25 \\ 1.63 \\ \hline \end{gathered}$ | kHz | $\begin{gathered} * 8 \\ C L * 8 \\ C L ~ * 8 \\ C L * 8 \end{gathered}$ |

Table 19

| Item |  | Symbol | Condition |  | Specification value |  |  | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
|  | Input voltage |  | Vss2 | At triple b |  | -6.0 | - | -1.8 | V | Vss2 |
|  |  | Vss2 | At quadru (Based on |  | -4.5 | - | -1.8 | Vss2 |  |
|  | Boosting output voltage | Vout | (Based on |  | -20.0 | - | - | Vout |  |
|  | Voltage adjusting circuit operating voltage | Vout | (Based on |  | -20.0 | - | -6.0 | Vout |  |
|  | V/F circuit operating | V5 | SED1575 | sed on Vod) | -18.0 | - | -4.5 | V5*9 |  |
|  | voltage | V5 | SED1577 | (esed on VDD) | -16.0 | - | -4.5 | $\mathrm{V}_{5}{ }^{*} 9$ |  |
|  |  | V5 | SED1578 | sed on VDD) | -10.0 | - | -4.5 | $\mathrm{V}_{5}$ *9 |  |
|  | Reference voltage | Vrego | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | -2.04 | -2.10 | -2.16 | *10 |  |

[*: see Page 61.]

Dynamic current consumption value (1) During display operation and built-in power supply OFF
Current values dissipated by the whole IC when the external power supply is used
Table 20-1 Display All White
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| SED1575*0* | IDD(1) | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 22 | 37 | $\mu \mathrm{A}$ | *11 |
| SED1575*3* |  | VDD $=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V} D \mathrm{D}=-11.0 \mathrm{~V}$ | - | 22 | 37 |  |  |
| SED1577*0* |  | Vdd $=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VdD}=-8.0 \mathrm{~V}$ |  | 8 | 14 |  |  |
| SED1577*3* |  | $\mathrm{V} D \mathrm{~s}=3.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VdD}=-8.0 \mathrm{~V}$ |  | 8 | 14 |  |  |
| SED1578*0* |  | VDD=5.0V, $\mathrm{V} 5-\mathrm{VdD}=-6.0 \mathrm{~V}$ |  | 4 | 7 |  |  |

Table 20-2 Display Checker Pattern
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| SED1575* ${ }^{*}$ | IDD(1) | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V} D \mathrm{D}=-11.0 \mathrm{~V}$ | - | 33 | 55 | $\mu \mathrm{A}$ | *11 |
| SED1575*3* |  | Vdd $=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VdD}=-11.0 \mathrm{~V}$ | - | 32 | 54 |  |  |
| SED1577*0* |  | Vdd $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VdD}=-8.0 \mathrm{~V}$ |  | 14 | 24 |  |  |
| SED1577*3* |  | $\mathrm{V} D \mathrm{~s}=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VdD}=-8.0 \mathrm{~V}$ |  | 14 | 24 |  |  |
| SED1578*0* |  | $\mathrm{V} D \mathrm{~L}=5.0 \mathrm{~V}, \mathrm{~V} 5-\mathrm{VDD}=-6.0 \mathrm{~V}$ |  | 5 | 9 |  |  |

Dynamic current consumption value (2) During display operation and built-in power supply ON
Current values dissipated by the whole IC containing the built-in power supply circuit
Table 21-1 Display Checker Pattern
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED1575*0* | IDD <br> (2) | VDD=5.0V, <br> Triple boosting | Normal mode | - | 73 | 122 | $\mu \mathrm{A}$ | *12 |
|  |  | V5-VdD=-11.0V | High power mode | - | 216 | 360 |  |  |
| SED1575*3* |  | VDD=3.0V, <br> Quadruple boosting | Normal mode | - | 92 | 154 |  |  |
|  |  | V5-VDD=-11.0V | High power mode | - | 272 | 454 |  |  |
| SED1577*** |  | VDD=5.0V, <br> Triple boosting $V_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal mode | - | 40 | 67 |  |  |
|  |  |  | High power mode | - | 171 | 285 |  |  |
| SED1577*3* |  | VDD=3.0V, <br> Quadruple boosting $V_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal mode | - | 51 | 85 |  |  |
|  |  |  | High power mode | - | 228 | 380 |  |  |
| SED1578*0* |  | VDD=5.0V, Double boosting $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$ | Normal mode | - | 28 | 47 |  |  |
|  |  |  | High power mode | - | 137 | 229 |  |  |

[*: see Page 61.]

Table 21-2 Display Checker Pattern
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED1575*0* | IDD <br> (2) | VDD=5.0V, <br> Triple boosting | Normal mode | - | 97 | 162 | $\mu \mathrm{A}$ | *12 |
|  |  | V5-VdD=-11.0V | High power mode | - | 254 | 424 |  |  |
| SED1575*3* |  | VDD=3.0V, Quadruple boosting | Normal mode | - | 130 | 217 |  |  |
|  |  | V5-VDD=-11.0V | High power mode | - | 308 | 514 |  |  |
| SED1577*** |  | VDD=5.0V, <br> Triple boosting $V_{5}-\mathrm{V} D \mathrm{D}=-8.0 \mathrm{~V}$ | Normal mode | - | 54 | 90 |  |  |
|  |  |  | High power mode | - | 185 | 309 |  |  |
| SED1577*3* |  | $\mathrm{VDD}=3.0 \mathrm{~V}$, <br> Quadruple boosting <br> $\mathrm{V}_{5}-\mathrm{VDD}=-8.0 \mathrm{~V}$ | Normal mode | - | 71 | 119 |  |  |
|  |  |  | High power mode | - | 248 | 414 |  |  |
| SED1578*** |  | VDD=3.0V, Double boosting $\mathrm{V}_{5}-\mathrm{VDD}=-6.0 \mathrm{~V}$ | Normal mode | - | 35 | 59 |  |  |
|  |  |  | High power mode | - | 144 | 240 |  |  |

Current consumption at power save Vss= $=\mathrm{V}$ and $\mathrm{VDD}=3.0 \mathrm{~V} \pm 10 \%$ (SED1575*3*, SED1577*3*) $5.0 \mathrm{~V} \pm 10 \%$ (SED1575* $0 *$, SED1577 ${ }^{*}{ }_{*}$, SED1578*0*)

Table 22
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |  |  |  |
| Sleep state | IDDS 1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 0.01 | 5 | $\mu \mathrm{~A}$ |  |
| Stand-by state | IDDS2 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 4 | 8 |  |  |

[*: see Page 61.]
[Reference data 1]

- Dynamic current consumption (1) External power supply used and LCD being displayed


Fig. 24
[Reference data 2]

- Dynamic current consumption (2) Built-in power supply used and LCD being displayed


Fig. 25
[*: see page 61.]
[Reference data 3]

- Dynamic current consumption (3) During access


Indicates the current consumption when the checker pattern is always written at fCYC.
Only IDD (1) when not accessed
Condition: Built-in power supply OFF and external power supply used SED1575:

$$
\mathrm{V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}
$$

SED1577:

$$
\mathrm{V} 5-\mathrm{VDD}=-11.0 \mathrm{~V}
$$

SED1575*3*/SED1577*3*:
VDD - Vss $=3.0 \mathrm{~V}$
SED1575*0*/SED1577*0*
/SED1578*0*:
VDD $-\mathrm{VsS}=5.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
[*: see page 61.]

Fig. 26
[Reference data 4]
Vss and V5 system operating voltage ranges

Remarks: *2




Fig. 27

Relationships between the oscillating frequency fosc, display clock frequency fcL, and liquid crystal frame frequency fFR

Table 23

| Item |  | fCL | fFR |
| :---: | :---: | :---: | :---: |
| SED1575*** | When built-in oscillator circuit used | $\frac{\mathrm{fosc}}{4}$ | $\frac{\mathrm{fOSC}}{4^{*} 65}$ |
|  | When built-in oscillator circuit not used | External input (fCL) | $\frac{f C L}{65}$ |
| SED1577*** | When built-in oscillator circuit used | $\frac{\mathrm{fosc}}{8}$ | $\frac{\text { fosc }}{8 * 33}$ |
|  | When built-in oscillator circuit not used | External input (fCL) | $\frac{\mathrm{fCL}}{33}$ |
| SED1578*** | When built-in oscillator circuit used | $\frac{\mathrm{fosc}}{16}$ | $\frac{\text { fosc }}{16^{*} 17}$ |
|  | When built-in oscillator circuit not used | External input (fCL) | $\frac{\mathrm{fCL}}{17}$ |

(fFR indicates the alternating current cycle of the liquid crystal and does not indicate that of the FR signal.)
[Reference items marked by *]
*1 The wide operating voltage range is not warranted. However, when there is a sudden voltage change during MPU access, it cannot be warranted.
*2 For the VDD and V5 operating voltage ranges, see Fig. 27. These ranges are applied when using the external power supply.
*3 A0, D0 to D5, D6 (SCL), D7 (SI), $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{CLS}, \mathrm{CL}, \mathrm{FR}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}, \overline{\mathrm{DOF}}$, $\overline{\mathrm{RES}}, \overline{\mathrm{IRS}}$ and $\overline{\mathrm{HPM}}$ pins
*4 D0 to D7, FR, FRS, DOF and CL pins
*5 A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \mathrm{W}), \overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{CLS}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}, \overline{\mathrm{RES}}$, IRS and $\overline{\mathrm{HPM}}$ pins
*6 Applied when D0 to D5, D6 (SCL), D7 (SI), CL, FR, and $\overline{\text { DOF }}$ pins are in the high impedance state
*7 Resistance value when the 0.1 V voltage is applied between the output pin SEGn or COMn and power supply pins ( $V_{1}, V_{2}, V_{3}$, and $V 4$ ). Specified within the range of operating voltage (3)
Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}(\Delta \mathrm{I}$ indicates the current applied when 0.1 V is applied between the power ON .)
*8 For the relationship between the oscillating frequency and frame frequency, see Table 23. The specification value of the external input item is a recommended value.
*9 The V5 voltage adjusting circuit is adjusted within the voltage follower operating voltage range.
*10 Built-in reference voltage source of the V5 voltage adjusting circuit.
*11 and *12 Indicate the current dissipated by a single IC at built-in oscillator circuit used, 1/9 bias (SED1575***), 1/6 bias (SED1577***), and display ON.
Does not include the current due to the LCD panel capacity and wireing capacity.
Applicable only when there is no access from the MPU.
*12 When the V5 voltage adjusting built-in resistor is used

## 10. TIMING CHARACTERISTICS

System bus read/write characteristics 1 ( 80 series MPU)

[SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578*0*: VDD=4.5V to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

[SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578* $0_{*}$ : VDD $=3.6 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

[SED1575*3*, SED1577* $3 *$ : VDD=2.4V to3.6V, Ta $=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time | A0 | tAH8 |  | 0 | - | ns |
| Address setup time |  | taw8 |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 800 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{WR}})$ | $\overline{\mathrm{WR}}$ | tCCLW |  | 120 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tCCLR |  | 240 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{WR}})$ | $\overline{\mathrm{WR}}$ | tcchw |  | 120 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcchr |  | 120 | - |  |
| Data setup time | D0 to D7 | tDS8 |  | 80 | - |  |
| Data hold time |  | tDH8 |  | 30 | - |  |
| $\overline{\mathrm{RD}}$ access time |  | tACC8 | CL=100pF | - | 280 |  |
| Output disable time |  | tOH8 |  | 10 | 200 |  |

*1 This is in the case of making the access by $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$, setting the $\overline{\mathrm{CS} 1}=\mathrm{LOW}$.
*2 This is in the case of making the access by $\overline{\mathrm{CS} 1}$, setting the $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}=\mathrm{LOW}$.
*3 The rise and fall times ( tr and tf ) of the input signal are specified for less than 15 ns . When using the system cycle time at high speed, they are specified for $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC} 8-\mathrm{tCCLW}-\mathrm{tCCHW})$ or $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC} 8-\mathrm{tCCLR}-\mathrm{tCCHR})$.
*4 All timings are specified based on the 20 and $80 \%$ of VDD.
*5 tCCLW and tCCLR are specified for the overlap period when $\overline{\mathrm{CS} 1}$ is at LOW (CS2 $=\mathrm{HIGH}$ ) level and $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ are at the LOW level.

System bus read/write characteristics 2 ( 68 series MPU)

[SED1575* $0^{*}$, SED1577* $0_{*}$, SED1578* $0 *$ : VDD $=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | tAH6 <br> tAW6 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | ns |
| System cycle time |  |  | tcyc6 |  | 250 | - |  |
| Data setup time Data hold time |  | D0 to D7 | $\begin{aligned} & \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & \hline 30 \\ & 10 \\ & \hline \end{aligned}$ | - |  |
| Access time Output disable time |  |  | $\begin{gathered} \hline \text { tACC6 } \\ \text { toH6 } \end{gathered}$ | CL=100pF | $\overline{5}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ |  |
| Enable HIGH pulse width | Read Write | E | tEWHR tEWHW |  | $\begin{aligned} & 70 \\ & 30 \end{aligned}$ | - |  |
| Enable LOW pulse width | Read Write | E | tEWLR tEWLW |  | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | - |  |


| [SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578* $0_{*}$ : VdD $=3.6 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | taH6 |  | 0 | - | ns |
|  |  |  | taw6 |  | 0 | - |  |  |
| System cycle time |  |  | tcyc6 |  | 300 | - |  |  |
| Data setup time Data hold time |  | D0 to D7 | tDS6 |  | 40 | - |  |  |
|  |  | tDH6 |  | 15 | - |  |  |
| Access time Output disable time |  |  | tacce | CL= 100pF | - | 140 |  |  |
|  |  | tон6 |  | 10 | 100 |  |  |
| Enable HIGH pulse width | Read |  | E | tewhr |  | 120 | - |  |
|  | Write |  |  | tewhw |  | 60 | - |  |
| Enable LOW pulse width | Read | E | tEWLR |  | 60 | - |  |  |
|  | Write |  | tewLw |  | 60 | - |  |  |

[SED1575*3*, SED1577*3*: VdD=2.4V to 3.6V, Ta=-40 to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | tah6 |  | 0 | - | ns |
|  |  |  | taw6 |  | 0 | - |  |  |
| System cycle time |  |  | tcyc6 |  | 800 | - |  |  |
| Data setup time |  | D0 to D7 | tDS6 |  | 80 | - |  |  |
| Data hold time |  |  | tDH6 |  | 30 | - |  |  |
| Access time Output disable time |  |  | tACC6 | CL=100pF | - | 280 |  |  |
|  |  | tон6 |  | 10 | 200 |  |  |
| Enable HIGH pulse width | Read |  | E | tEWHR |  | 240 | - |  |
|  | Write |  | tEWHw |  | 120 | - |  |  |
| Enable LOW pulse width | Read | E | tEWLR |  | $120$ | - |  |  |

*1 This is in the case of making the access by E , setting the $\overline{\mathrm{CS}}=$ LOW.
*2 This is in the case of making the access by $\overline{\mathrm{CS} 1}$, setting the $\mathrm{E}=\mathrm{HIGH}$.
*3 The rise and fall times ( t and ff ) of the input signal are specified for less than 15 ns . When using the system cycle time at high speed, they are specified for $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC6}-\mathrm{tEWLW}-\mathrm{tEWHW})$ or $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC6}-\mathrm{tEWLR}-\mathrm{tEWHR})$.
*4 All timings are specified based on the 20 and $80 \%$ of VDD.
*5 tEWLW and tEWLR are specified for the overlap period when $\overline{\mathrm{CS} 1}$ is at LOW (CS2 $=$ HIGH) level and E is at the HIGH level.

## Serial interface


[SED1575* $0^{*}$, SED1577* $0_{*}$, SED1578* $0_{*}:$ VDD=4.5V to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial clock cycle |  | SSCYC |  | 200 | - | ns |
| SCL HIGH pulse width |  | tSHW |  | 75 | - |  |
| SCL LOW pulse width |  | tSLW |  | 75 | - |  |
| Address setup time | AO | tSAS |  | 50 | - |  |
| Address hold time |  | tSAH |  | 100 | - |  |
| Data setup time | SI | tSDS |  | 50 | - |  |
| Data hold time |  | tSDH |  | 50 | - |  |
| CS-SCL time | CS | tCSS |  | 100 | - |  |
|  |  | tCSH |  | 100 | - |  |

[SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578* $0_{*}$ : VdD=3.6V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value <br>  <br>  <br>  Min. |  | Max. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Unit |  |  |  |  |  |  |
| Serial clock cycle | SCL | tSCYC |  | 250 | - | ns |
| SCL HIGH pulse width |  | tSHW |  | 100 | - |  |
| SCL LOW pulse width |  | tSLW |  | 100 | - |  |
| Address setup time | AO | tSAS |  | 150 | - |  |
| Address hold time |  | tSAH |  | 150 | - |  |
| Data setup time | SI | tSDS |  | 100 | - |  |
| Data hold time |  | tSDH |  | 100 | - |  |
| CS-SCL time | CS | tCSS |  | 150 | - |  |
|  |  | tCSH |  | 150 | - |  |

[SED1575*3*, SED1577*3*: VdD=2.4V to 3.6V, Ta=-40 to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. | ns |  |
| Serial clock cycle |  |  | 400 | - | ns |  |
| SCL HIGH pulse width |  | tSHW |  | 150 | - |  |
| SCL LOW pulse width |  | tSLW |  | 150 | - |  |
| Address setup time | AO | tSAS |  | 250 | - |  |
| Address hold time |  | tSAH |  | 250 | - |  |
| Data setup time | SI | tSDS |  | 150 | - |  |
| Data hold time |  | tSDH |  | 150 | - |  |
| CS-SCL time | CS | tCSS |  | 250 | - |  |
|  |  | tCSH |  | 250 | - |  |

*1 The rise and fall times ( tr and tf ) of the input signal are specified for less than 15 ns .
*2 All timings are specified based on the 20 and $80 \%$ of VdD.

## Display control output timing


[SED1575* $0 *$, SED1577* $0 *$, SED1578* $0 *:$ VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | CL=50pF | - | 10 | 40 | ns |
| SYNC delay time | SYNC | tDSNC | CL=50pF | - | 10 | 40 | ns |

[SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578* $0_{*}$ : VDD=3.6V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  |  |  | Specification value |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal | Symbol | Condition | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | CL=50pF | - | 20 | 80 | ns |
| SYNC delay time | SYNC | tDSNC | $C L=50 p F$ | - | 20 | 80 | ns |

[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  |  |  | Specification value |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal | Symbol | Condition | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | $C L=50 \mathrm{pF}$ | - | 50 | 200 | ns |
| SYNC delay time | SYNC | tDSNC | $C L=50 \mathrm{pF}$ | - | 50 | 200 | ns |

*1 Valid only when the master mode is selected.
*2 All timings are specified based on the 20 and $80 \%$ of VDD.
*3 Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

## Reset input timing


[SED1575* $0_{*}$, SED1577* $0_{*}$, SED1578* $0 *$ : VdD=4.5V to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 0.5 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | tRW |  | 0.5 | - | - |  |

[SED1575* $0 *$, SED1577* $0 *$, SED1578* $0 *:$ VdD=3.6V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | tRW |  | 1 | - | - |  |

[SED1575*3*, SED1577*3*: VDD=2.4V to 3.6V, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  |  |  | Specification value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal | Symbol | Condition | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1.5 | $\mu \mathrm{~s}$ |
| Reset LOW pulse width | RES | tRW |  | 1.5 | - | - |  |

*1 All timings are specified based on the 20 and $80 \%$ of VdD.

## 11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE

The SED1575 series can directly be connected to the 80 system MPU and 68 series MUP. It can also be operated with a fewer signal lines by using the serial interface.
The SED1575 series is used for the multiple chip configuration to expand the display area. In this case, it can select the ICs that are accessed individually using the Chip Select signal.
After the initialization using the $\overline{\operatorname{RES}}$ pin, the respective input pins of the SED1575 series need to be controlled normally.
80 series MPU


68 series MPU


Serial interface


## 12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE

The SED1575 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (SED1575***/SED1575***, SED1577***/SED1577*** or SED1578***/SED1578***) for the master/ slave.

## SED1575 (master) $\leftrightarrow$ SED1575 (slave)



## 13. LCD PANEL WIRING: REFERENCE

The SED1575 series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (SED1575***/SED1575***, SED1577***/SED1577*** or SED1578***/SED1578***) for the multiple chip configuration.

1-chip configuration


2-chip configuration


## 14. TCP PIN LAYOUT

## Reference



Note) This TCP pin layout does not specify the TCP dimensions.
15. TCP DIMENSIONS


## 16. TEMPERATURE SENSOR CIRCUIT

SED $1575{ }^{*} \mathrm{~A} *$ incorporates a temperatujre sensor circuit with a $11.4 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ (typ.) temperature gradient carrying analog voltage output pins. The SED1575*A* makes it possible to provide LCD indications with optimum contrast throughout a wide temperature range without need for use of supplementary parts by inputting electronic volume control registration value equivalent signals corresponding to the outputs of the temperature sensor through the MPU to control the LCD drive voltage $\mathrm{V}_{5}$.
For LCD drive voltage controls of higher precision, we recommend you to constitute a system which can absorb deviations of the output voltage by, such as, feeding back sampled output voltages under a certain temperature environment to the MPU to let it memorize as the reference voltages.
Regarding the specifications of other items than the temperature sensor circuit, such as of the absolute maximum ratings, DC characteristics, AC characteristics, etc., refer to the specifications for SED1575*0*.

## Pin Definitions

Temperature sensor circuit related pins are allocated to TEST1, 2, 3 and 4 and the pin names are TEST1, SVS, VsEN, SEN and SENSEL in the given sequence. The temperature sensor should be used under the pin statuses indicated in the Table below. When the temperature sensor is not being used, fix respective pins to HIGH.

| Pin names | I/O | Pin definitions | Number <br> of pins |
| :---: | :---: | :--- | :---: |
| SVS | Power <br> supply | This is the power supply pin for the temperature sensor. Apply <br> prescribed operating voltage between the VDD. | 1 |
| VSEN | O | This is the analog voltage output pin for the temperature sensor. <br> Monitor the output voltage between the VDD. | 1 |
| SEN | O | Consider to keep this pin open in order not to apply the load <br> capacitance of wires, etc. | 1 |
| SENSEL | I | Fix this pin to HIGH. | 1 |

## Electric Characteristics

| Items | Codes | Conditions | Specifications |  |  | Units | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Operating voltage | SVS | (On the basis of VDD) | -5.5 | -5.0 | -4.5 | V | SVS |
| Output voltage | Vsen | (On the basis of VDD) $\mathrm{Ta}=40^{\circ} \mathrm{C}$ <br> (On the basis of VdD) $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> (On the basis of VDD) $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | $\begin{aligned} & -4.35 \\ & -3.48 \\ & -2.92 \end{aligned}$ | $\begin{aligned} & -3.62 \\ & -2.88 \\ & -2.20 \end{aligned}$ | $\begin{aligned} & -2.89 \\ & -2.28 \\ & -1.47 \end{aligned}$ | V | Vsen |
| Output voltage temperature gradient | VGRA | *1 | 9.4 | 11.4 | 13.4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | Vsen |
| Output voltage linearity | $\Delta \mathrm{V}$ L | *2 | -1.5 | - | 1.5 | \% | Vsen |
| Output voltage setup time | tsen | *3 | 100 | - | - | mS | Vsen |
| Operating current | Isen | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 40 | 150 | $\mu \mathrm{A}$ | SVS |

[* Notes]
*1: Represents the gradient of the approximate line of the Typ. output voltages.
*2: Represents the maximum deviation between the output voltage curve and the approximate line.
Assuming that the difference of output voltages at $-40^{\circ} \mathrm{C}$ and at $80^{\circ} \mathrm{C}$ as $\Delta$ VSEN, assuming that the difference between the approximate line and the output voltage values as $\triangle$ DIFF and assuming that the maximum value thereof as $\triangle$ DIFF (MAX), the output voltages linearity $\Delta \mathrm{VL}$ can be calculated by use of the following equation.

$$
\Delta \mathrm{VL}=\frac{\Delta \mathrm{DIFF}(\mathrm{MAX})}{\Delta \mathrm{VSEN}} \times 100
$$


*3: Represents the queuing time after the supply voltage SVS is applied to the SVS pin until the output voltage is stabilized and monitoring thereof becomes feasible. Be sure to sample the output voltage after the prescribed queuing time has elapsed.

## Output voltage characteristics



## Output Pin Load

Maintain the load capacity CL for the VSEN output pin VSEN at 100 pF or less and keep the load resistance RL for the VSEN output pin VSEN at $1 \mathrm{M} \Omega$ or more.
In order to obtain accurate output voltage values, be careful not to insert a current flowing channel between the Vss.


## 11. SED157A Series

Rev. 1.1

## Contents

1. DESCRIPTION ..... 11-1
2. FEATURES ..... 11-1
3. BLOCK DIAGRAM ..... 11-2
4. PIN ASSIGNMENT ..... 11-3
5. PIN DESCRIPTION ..... 11-7
6. FUNCTION DESCRIPTION ..... 11-11
7. COMMAND DESCRIPTION ..... 11-29
8. ABSOLUTE MAXIMUM RATINGS ..... 11-44
9. DC CHARACTERISTICS ..... 11-45
10. TIMING CHARACTERISTICS ..... 11-50
11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE ..... 11-57
12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE ..... 11-58
13. LCD PANEL WIRING: REFERENCE ..... 11-59
14. TCP PIN LAYOUT ..... 11-60
15. TCP DIMENSIONS ..... 11-61
16. TEMPERATURE SENSOR CIRCUIT ..... 11-62

## 1. DESCRIPTION

The SED157A Series is a single-chip dot matrix liquid crystal display driver that can be connected directly to a microprocessor bus. Eight-bit parallel or serial display data transmitted from the microprocessor is stored in the internal display data RAM, and the chip generates liquid crystal drive signals, independently of the microprocessor.
It has a on-chip $65 \times 256$-bit display data RAM, and there is a one-to-one correspondence between the dot pixel on the liquid crystal panel pixels and internal RAM bit. This feature ensures implementation of highly free display.
The SED157A Series incorporate 65 common output circuits and 224 segment output circuits. A single chip can drive a $65 \times 224$ dot display (capable of displaying 14 columns $\times 4$ rows with $16 \times 16$-dot kanji font). Further, display capacity can be extended by designing two chips in a master/display configuration.
Since both the SED157A*A*and SED157A*B* have built-in analog temperature sensor circuits, systems can be build that can maintain appropriate liquid crystal contrast over a wide temperature range with microcomputer control without requiring such parts as thermostats.
The SED157A Series can read and write RAM data with the minimum current consumption because it does not require any external operation clock. Also it incorporates a LCD power supply featuring a very low current consumption, a LCD drive power voltage regulator resistor and a display clock CR oscillator circuit. This allows the display system of a high-performance for handy equipment to be realized at the minimum power consumption and minimum component configuration.

## 2. FEATURES

- Direct display of RAM data using the display data RAM
RAM bit data " 1 ". .... goes on.
" 0 " .... goes off (at display normal rotation).
- RAM capacity
$65 \times 256=16,640$ bits
- Liquid crystal drive circuit

65 circuits for the common output and 224 circuits for the segment output

- High-speed 8-bit MPU interface (Both the 80 and 68 series MUPs can directly be connected.)/serial interface enabled
- Abundant command functions

Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON

- Built-in static drive circuit for indicators (One set, blinking speed variable)
- Built-in power supply circuit for low power supply liquid crystal drive
Booster circuit (Boosting magnification - double, triple, quadruple, boosting reference power supply external input enabled)
- $3 \%$ high accuracy alternating current voltage adjusting circuit (Temperature gradient: $-0.05 \% /{ }^{\circ} \mathrm{C}$ )
Built-in V5 voltage adjusting resistor, built-in V1 to V4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Low power consumption
- Built-in temperature sensor circuit (SED157ADAB and SED157ADbb)
- Power supplies

Logic power supply: VDD - Vss $=1.8$ to 5.5 V
Boosting reference power supply: VDD $-\mathrm{VSS}=1.8$ to 6.0 V

Liquid crystal drive power supply: V5 - VDD $=-4.5$ to -18.0 V

- Wide operating temperature range -40 to $85^{\circ} \mathrm{C}$
- CMOS process
- Shipping form Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.


## Series specification

| Product name | Duty | Bias | SEG Dr | COM Dr | VREG temperature <br> gradient | Shipping form |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED157AD0B | $1 / 65$ | $1 / 9,1 / 7$ | 224 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED157ADAB $(* 1)$ | $1 / 65$ | $1 / 9,1 / 7$ | 224 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED157ADB( $\left.{ }^{*} 2\right)$ | $1 / 65$ | $1 / 9,1 / 7$ | 224 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | Bare chip |
| SED157AT0 ${ }^{*}$ | $1 / 65$ | $1 / 9,1 / 7$ | 224 | 65 | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | TCP |

*1: The built-in power circuit has been upgraded so that liquid crystal displays having big load capacities can be driven. Check the display and select if the display quality is inadequate even in high power mode of SED157AD0B. There are no methods for supplying liquid crystal drive power externally without using the builtin power circuit. In that case, select either the SED157ADAB or the SED157ADbb.
*2: All specificationa are same as those of the SED157ADDB except for the temperature sensor circuit.

## 3. BLOCK DIAGRAM



## 4. PIN ASSIGNMENT

## Chip Specification




PAD Central Coordinates

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 7814 | 1293 |
| 2 | SYNC | 7677 |  |
| 3 | FRS | 7541 |  |
| 4 | TEST1 | 7404 |  |
| 5 | VDD | 7268 |  |
| 6 | TEST2 | 7131 |  |
| 7 | Vss | 6995 |  |
| 8 | TEST3 | 6855 |  |
| 9 | VDD | 6718 |  |
| 10 | TEST4 | 6582 |  |
| 11 | Vss | 6445 |  |
| 12 | Vss | 6309 |  |
| 13 | Vss | 6169 |  |
| 14 | VdD | 6033 |  |
| 15 | VDD | 5896 |  |
| 16 | VDD | 5760 |  |
| 17 | VDD | 5623 |  |
| 18 | TEST5 | 5483 |  |
| 19 | TEST5 | 5347 |  |
| 20 | TEST6 | 5210 |  |
| 21 | TEST6 | 5074 |  |
| 22 | TEST7 | 4937 |  |
| 23 | TEST7 | 4798 |  |
| 24 | TEST8 | 4661 |  |
| 25 | TEST8 | 4525 |  |
| 26 | TEST9 | 4388 |  |
| 27 | TEST9 | 4252 |  |
| 28 | SYNC | 4112 |  |
| 29 | FRS | 3975 |  |
| 30 | FR | 3839 |  |
| 31 | CL | 3702 |  |
| 32 | DOF | 3566 |  |
| 33 | VSS | 3429 |  |
| 34 | CS1 | 3293 |  |
| 35 | CS2 | 3156 |  |
| 36 | VDD | 3020 |  |
| 37 | $\overline{\text { RES }}$ | 2883 |  |
| 38 | A0 | 2747 |  |
| 39 | Vss | 2610 |  |
| 40 | WR, R/W | 2474 |  |
| 41 | RD, E | 2337 |  |
| 42 | VDd | 2201 |  |
| 43 | D0 | 2064 |  |
| 44 | D1 | 1928 |  |
| 45 | D2 | 1791 |  |
| 46 | D3 | 1655 |  |
| 47 | D4 | 1518 |  |
| 48 | D5 | 1382 |  |
| 49 | D6 (SCL) | 1245 |  |
| 50 | D7 (SI) | 1109 | $\checkmark$ |


| $\begin{array}{\|l} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | VDD | 972 | 1293 |
| 52 | VDd | 838 |  |
| 53 | VDd | 704 |  |
| 54 | Vdd | 571 |  |
| 55 | VDd | 437 |  |
| 56 | Vss | 303 |  |
| 57 | Vss | 169 |  |
| 58 | Vss | 35 |  |
| 59 | Vss2 | -99 |  |
| 60 | Vss2 | -233 |  |
| 61 | Vss2 | -367 |  |
| 62 | Vss2 | -501 |  |
| 63 | Vss2 | -635 |  |
| 64 | (NC) | -768 |  |
| 65 | Vout | -902 |  |
| 66 | Vout | -1036 |  |
| 67 | CAP3- | -1170 |  |
| 68 | CAP3- | -1304 |  |
| 69 | (NC) | -1438 |  |
| 70 | CAP1+ | -1572 |  |
| 71 | CAP1+ | -1706 |  |
| 72 | CAP1- | -1840 |  |
| 73 | CAP1- | -1974 |  |
| 74 | CAP2- | -2107 |  |
| 75 | CAP2- | -2241 |  |
| 76 | CAP2+ | -2375 |  |
| 77 | CAP2+ | -2509 |  |
| 78 | Vss | -2643 |  |
| 79 | Vss | -2777 |  |
| 80 | VRS | -2911 |  |
| 81 | Vrs | -3045 |  |
| 82 | Vdd | -3179 |  |
| 83 | VDd | -3313 |  |
| 84 | V1 | -3446 |  |
| 85 | $\mathrm{V}_{1}$ | -3580 |  |
| 86 | V2 | -3714 |  |
| 87 | V2 | -3848 |  |
| 88 | (NC) | -3982 |  |
| 89 | V3 | -4116 |  |
| 90 | V3 | -4250 |  |
| 91 | V4 | -4384 |  |
| 92 | V4 | -4518 |  |
| 93 | V5 | -4652 |  |
| 94 | V5 | -4785 |  |
| 95 | (NC) | -4919 |  |
| 96 | VR | -5053 |  |
| 97 | VDd | -5187 |  |
| 98 | TEST10 | -5321 |  |
| 99 | Vss | -5455 |  |
| 100 | TEST11 | -5589 | $\nabla$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN <br> Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | VDD | -5723 | 1293 |
| 102 | M/S | -5859 |  |
| 103 | CLS | -5996 |  |
| 104 | Vss | -6132 |  |
| 105 | C86 | -6269 |  |
| 106 | P/S | -6405 |  |
| 107 | VDD | -6542 |  |
| 108 | HPM | -6678 |  |
| 109 | Vss | -6815 |  |
| 110 | IRS | -6951 |  |
| 111 | VDd | -7088 |  |
| 112 | TEST12 | -7224 |  |
| 113 | TEST13 | -7361 |  |
| 114 | TEST14 | -7510 |  |
| 115 | TEST15 | -7630 |  |
| 116 | TEST16 | -7750 |  |
| 117 | (NC) | -7869 | $\checkmark$ |
| 118 | (NC) | -8148 | 1295 |
| 119 | COM31 |  | 1209 |
| 120 | COM30 |  | 1137 |
| 121 | COM29 |  | 1064 |
| 122 | COM28 |  | 991 |
| 123 | COM27 |  | 919 |
| 124 | COM26 |  | 846 |
| 125 | COM25 |  | 773 |
| 126 | COM24 |  | 701 |
| 127 | COM23 |  | 628 |
| 128 | COM22 |  | 555 |
| 129 | COM21 |  | 483 |
| 130 | COM20 |  | 410 |
| 131 | COM19 |  | 337 |
| 132 | COM18 |  | 265 |
| 133 | COM17 |  | 192 |
| 134 | COM16 |  | 119 |
| 135 | COM15 |  | 47 |
| 136 | COM14 |  | -26 |
| 137 | COM13 |  | -99 |
| 138 | COM12 |  | -171 |
| 139 | COM11 |  | -244 |
| 140 | COM10 |  | -317 |
| 141 | COM9 |  | -389 |
| 142 | COM8 |  | -462 |
| 143 | COM7 |  | -535 |
| 144 | COM6 |  | -607 |
| 145 | COM5 |  | -680 |
| 146 | COM4 |  | -753 |
| 147 | COM3 |  | -825 |
| 148 | COM2 |  | -898 |
| 149 | COM1 |  | -971 |
| 150 | COM0 | $\downarrow$ | -1043 |

Unit: $\mu \mathrm{m}$

| $\begin{array}{\|l} \hline \text { PAD } \\ \text { No. } \end{array}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 151 | COMS | -8148 | -1116 |
| 152 | (NC) | $\downarrow$ | -1201 |
| 153 | (NC) | -7906 | -1293 |
| 154 | (NC) | -7823 |  |
| 155 | (NC) | -7754 |  |
| 156 | SEG0 | -7685 |  |
| 157 | SEG1 | -7616 |  |
| 158 | SEG2 | -7547 |  |
| 159 | SEG3 | -7478 |  |
| 160 | SEG4 | -7409 |  |
| 161 | SEG5 | -7340 |  |
| 162 | SEG6 | -7271 |  |
| 163 | SEG7 | -7202 |  |
| 164 | SEG8 | -7133 |  |
| 165 | SEG9 | -7064 |  |
| 166 | SEG10 | -6995 |  |
| 167 | SEG11 | -6926 |  |
| 168 | SEG12 | -6857 |  |
| 169 | SEG13 | -6788 |  |
| 170 | SEG14 | -6719 |  |
| 171 | SEG15 | -6650 |  |
| 172 | SEG16 | -6581 |  |
| 173 | SEG17 | -6512 |  |
| 174 | SEG18 | -6442 |  |
| 175 | SEG19 | -6373 |  |
| 176 | SEG20 | -6304 |  |
| 177 | SEG21 | -6235 |  |
| 178 | SEG22 | -6166 |  |
| 179 | SEG23 | -6097 |  |
| 180 | SEG24 | -6028 |  |
| 181 | SEG25 | -5959 |  |
| 182 | SEG26 | -5890 |  |
| 183 | SEG27 | -5821 |  |
| 184 | SEG28 | -5752 |  |
| 185 | SEG29 | -5683 |  |
| 186 | SEG30 | -5614 |  |
| 187 | SEG31 | -5545 |  |
| 188 | SEG32 | -5476 |  |
| 189 | SEG33 | -5407 |  |
| 190 | SEG34 | -5338 |  |
| 191 | SEG35 | -5269 |  |
| 192 | SEG36 | -5200 |  |
| 193 | SEG37 | -5131 |  |
| 194 | SEG38 | -5062 |  |
| 195 | SEG39 | -4993 |  |
| 196 | SEG40 | -4924 |  |
| 197 | SEG41 | -4855 |  |
| 198 | SEG42 | -4786 |  |
| 199 | SEG43 | -4717 |  |
| 200 | SEG44 | -4648 | $\nabla$ |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 201 | SEG45 | -4579 | -1293 |
| 202 | SEG46 | -4510 |  |
| 203 | SEG47 | -4441 |  |
| 204 | SEG48 | -4372 |  |
| 205 | SEG49 | -4303 |  |
| 206 | SEG50 | -4234 |  |
| 207 | SEG51 | -4164 |  |
| 208 | SEG52 | -4095 |  |
| 209 | SEG53 | -4026 |  |
| 210 | SEG54 | -3957 |  |
| 211 | SEG55 | -3888 |  |
| 212 | SEG56 | -3819 |  |
| 213 | SEG57 | -3750 |  |
| 214 | SEG58 | -3681 |  |
| 215 | SEG59 | -3612 |  |
| 216 | SEG60 | -3543 |  |
| 217 | SEG61 | -3474 |  |
| 218 | SEG62 | -3405 |  |
| 219 | SEG63 | -3336 |  |
| 220 | SEG64 | -3267 |  |
| 221 | SEG65 | -3198 |  |
| 222 | SEG66 | -3129 |  |
| 223 | SEG67 | -3060 |  |
| 224 | SEG68 | -2991 |  |
| 225 | SEG69 | -2922 |  |
| 226 | SEG70 | -2853 |  |
| 227 | SEG71 | -2784 |  |
| 228 | SEG72 | -2715 |  |
| 229 | SEG73 | -2646 |  |
| 230 | SEG74 | -2577 |  |
| 231 | SEG75 | -2508 |  |
| 232 | SEG76 | -2439 |  |
| 233 | SEG77 | -2370 |  |
| 234 | SEG78 | -2301 |  |
| 235 | SEG79 | -2232 |  |
| 236 | SEG80 | -2163 |  |
| 237 | SEG81 | -2094 |  |
| 238 | SEG82 | -2025 |  |
| 239 | SEG83 | -1956 |  |
| 240 | SEG84 | -1886 |  |
| 241 | SEG85 | -1817 |  |
| 242 | SEG86 | -1748 |  |
| 243 | SEG87 | -1679 |  |
| 244 | SEG88 | -1610 |  |
| 245 | SEG89 | -1541 |  |
| 246 | SEG90 | -1472 |  |
| 247 | SEG91 | -1403 |  |
| 248 | SEG92 | -1334 |  |
| 249 | SEG93 | -1265 |  |
| 250 | SEG94 | -1196 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | SEG95 | -1127 | -1293 |
| 252 | SEG96 | -1058 |  |
| 253 | SEG97 | -989 |  |
| 254 | SEG98 | -920 |  |
| 255 | SEG99 | -851 |  |
| 256 | SEG100 | -782 |  |
| 257 | SEG101 | -713 |  |
| 258 | SEG102 | -644 |  |
| 259 | SEG103 | -575 |  |
| 260 | SEG104 | -506 |  |
| 261 | SEG105 | -437 |  |
| 262 | SEG106 | -368 |  |
| 263 | SEG107 | -299 |  |
| 264 | SEG108 | -230 |  |
| 265 | SEG109 | -161 |  |
| 266 | SEG110 | -92 |  |
| 267 | SEG111 | -23 |  |
| 268 | SEG112 | 46 |  |
| 269 | SEG113 | 115 |  |
| 270 | SEG114 | 184 |  |
| 271 | SEG115 | 253 |  |
| 272 | SEG116 | 322 |  |
| 273 | SEG117 | 391 |  |
| 274 | SEG118 | 461 |  |
| 275 | SEG119 | 530 |  |
| 276 | SEG120 | 599 |  |
| 277 | SEG121 | 668 |  |
| 278 | SEG122 | 737 |  |
| 279 | SEG123 | 806 |  |
| 280 | SEG124 | 875 |  |
| 281 | SEG125 | 944 |  |
| 282 | SEG126 | 1013 |  |
| 283 | SEG127 | 1082 |  |
| 284 | SEG128 | 1151 |  |
| 285 | SEG129 | 1220 |  |
| 286 | SEG130 | 1289 |  |
| 287 | SEG131 | 1358 |  |
| 288 | SEG132 | 1427 |  |
| 289 | SEG133 | 1496 |  |
| 290 | SEG134 | 1565 |  |
| 291 | SEG135 | 1634 |  |
| 292 | SEG136 | 1703 |  |
| 293 | SEG137 | 1772 |  |
| 294 | SEG138 | 1841 |  |
| 295 | SEG139 | 1910 |  |
| 296 | SEG140 | 1979 |  |
| 297 | SEG141 | 2048 |  |
| 298 | SEG142 | 2117 |  |
| 299 | SEG143 | 2186 |  |
| 300 | SEG144 | 2255 | $\nabla$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 301 | SEG145 | 2324 | -1293 |
| 302 | SEG146 | 2393 |  |
| 303 | SEG147 | 2462 |  |
| 304 | SEG148 | 2531 |  |
| 305 | SEG149 | 2600 |  |
| 306 | SEG150 | 2669 |  |
| 307 | SEG151 | 2739 |  |
| 308 | SEG152 | 2808 |  |
| 309 | SEG153 | 2877 |  |
| 310 | SEG154 | 2946 |  |
| 311 | SEG155 | 3015 |  |
| 312 | SEG156 | 3084 |  |
| 313 | SEG157 | 3153 |  |
| 314 | SEG158 | 3222 |  |
| 315 | SEG159 | 3291 |  |
| 316 | SEG160 | 3360 |  |
| 317 | SEG161 | 3429 |  |
| 318 | SEG162 | 3498 |  |
| 319 | SEG163 | 3567 |  |
| 320 | SEG164 | 3636 |  |
| 321 | SEG165 | 3705 |  |
| 322 | SEG166 | 3774 |  |
| 323 | SEG167 | 3843 |  |
| 324 | SEG168 | 3912 |  |
| 325 | SEG169 | 3981 |  |
| 326 | SEG170 | 4050 |  |
| 327 | SEG171 | 4119 |  |
| 328 | SEG172 | 4188 |  |
| 329 | SEG173 | 4257 |  |
| 330 | SEG174 | 4326 |  |
| 331 | SEG175 | 4395 |  |
| 332 | SEG176 | 4464 |  |
| 333 | SEG177 | 4533 |  |
| 334 | SEG178 | 4602 |  |
| 335 | SEG179 | 4671 |  |
| 336 | SEG180 | 4740 |  |
| 337 | SEG181 | 4809 |  |
| 338 | SEG182 | 4878 |  |
| 339 | SEG183 | 4947 |  |
| 340 | SEG184 | 5017 |  |
| 341 | SEG185 | 5086 |  |
| 342 | SEG186 | 5155 |  |
| 343 | SEG187 | 5224 |  |
| 344 | SEG188 | 5293 |  |
| 345 | SEG189 | 5362 |  |
| 346 | SEG190 | 5431 |  |
| 347 | SEG191 | 5500 |  |
| 348 | SEG192 | 5569 |  |
| 349 | SEG193 | 5638 |  |
| 350 | SEG194 | 5707 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 351 | SEG195 | 5776 | -1293 |
| 352 | SEG196 | 5845 |  |
| 353 | SEG197 | 5914 |  |
| 354 | SEG198 | 5983 |  |
| 355 | SEG199 | 6052 |  |
| 356 | SEG200 | 6121 |  |
| 357 | SEG201 | 6190 |  |
| 358 | SEG202 | 6259 |  |
| 359 | SEG203 | 6328 |  |
| 360 | SEG204 | 6397 |  |
| 361 | SEG205 | 6466 |  |
| 362 | SEG206 | 6535 |  |
| 363 | SEG207 | 6604 |  |
| 364 | SEG208 | 6673 |  |
| 365 | SEG209 | 6742 |  |
| 366 | SEG210 | 6811 |  |
| 367 | SEG211 | 6880 |  |
| 368 | SEG212 | 6949 |  |
| 369 | SEG213 | 7018 |  |
| 370 | SEG214 | 7087 |  |
| 371 | SEG215 | 7156 |  |
| 372 | SEG216 | 7225 |  |
| 373 | SEG217 | 7294 |  |
| 374 | SEG218 | 7364 |  |
| 375 | SEG219 | 7433 |  |
| 376 | SEG220 | 7502 |  |
| 377 | SEG221 | 7571 |  |
| 378 | SEG222 | 7640 |  |
| 379 | SEG223 | 7709 |  |
| 380 | (NC) | 7778 |  |
| 381 | (NC) | 7847 |  |
| 382 | (NC) | 7930 | $\downarrow$ |
| 383 | (NC) | 8148 | -1201 |
| 384 | COM32 |  | -1116 |
| 385 | COM33 |  | -1043 |
| 386 | COM34 |  | -971 |
| 387 | COM35 |  | -898 |
| 388 | COM36 |  | -825 |
| 389 | COM37 |  | -753 |
| 390 | COM38 |  | -680 |
| 391 | COM39 |  | -607 |
| 392 | COM40 |  | -535 |
| 393 | COM41 |  | -462 |
| 394 | COM42 |  | -389 |
| 395 | COM43 |  | -317 |
| 396 | COM44 |  | -244 |
| 397 | COM45 |  | -171 |
| 398 | COM46 |  | -99 |
| 399 | COM47 |  | -26 |
| 400 | COM48 | $\nabla$ | 47 |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | PIN Name | X | Y |
| :---: | :---: | :---: | :---: |
| 401 | COM49 | 8148 | 119 |
| 402 | COM50 |  | 192 |
| 403 | COM51 |  | 265 |
| 404 | COM52 |  | 337 |
| 405 | COM53 |  | 410 |
| 406 | COM54 |  | 483 |
| 407 | COM55 |  | 555 |
| 408 | COM56 |  | 628 |
| 409 | COM57 |  | 701 |
| 410 | COM58 |  | 773 |
| 411 | COM59 |  | 846 |
| 412 | COM60 |  | 919 |
| 413 | COM61 |  | 991 |
| 414 | COM62 |  | 1064 |
| 415 | COM63 |  | 1137 |
| 416 | COMS |  | 1209 |
| 417 | (NC) | $\checkmark$ | 1295 |

## 5. PIN DESCRIPTION

## Power Supply Pin

| Pin name | I/O | Description | Number of pins |
| :---: | :---: | :---: | :---: |
| VDD | Power supply | Commonly used with the MPU power supply pin Vcc. | 12 |
| Vss | Power supply | 0 V pin connected to the system ground (GND) | 9 |
| Vss2 | Power supply | Boosting circuit reference power supply for liquid crystal drive | 5 |
| VRS | Power supply | External input pin for liquid crystal power supply voltage adjusting circuit <br> They are set to OPEN | 2 |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}$ <br> $V_{3}, V_{4}$ V5 | Power supply | Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below: $\operatorname{VDD}\left(=V_{0}\right) \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$ <br> Master operation When the power supply is ON, the following voltages are applied to $\mathrm{V}_{1} \sim \mathrm{~V}_{4}$ from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command. | 10 |

## LCD Power Supply Circuit Pin

| Pin name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | Boosting capacitor positive side connecting pin. Connects <br> a capacitor between the pin and CAP1- pin. | 2 |
| CAP1- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP1+ pin. | 2 |
| CAP2+ | O | Boosting capacitor positive side connecting pin. Connects <br> a capacitor between the pin and CAP2- pin. | 2 |
| CAP2- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP2+ pin. | 2 |
| CAP3- | O | Boosting capacitor negative side connecting pin. Connects <br> a capacitor between the pin and CAP1+ pin. | 2 |
| Vout | I/O | Boosting output pin. Connects a capacitor between the pin and Vss2. | 2 |
| VR | I | Voltage adjusting pin. Applies voltage between VoD and V5 using <br> a split resistor. <br> Valid only when the V5 voltage adjusting built-in resistor is not used <br> (IRS=LOW) <br> Do not use VR when the V5 voltage adjusting built-in resistor is <br> used (IRS=HIGH) | 1 |

## System Bus Connecting Pins

| Pin name | 1/0 | Description |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 to D0 (SI) (SCL) | 1/O | An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. <br> When the serial interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ), <br> D7: Serial data entry pin (SI) <br> D6: Serial clock input pin (SCL) <br> In this case, D0 to D5 are set to high impedance. <br> When Chip Select is in the non-active state, D0 to D7 are set to high impedance. |  |  |  |  | 8 |
| A0 | 1 | Normally the lowest order bit of the MPU address bus is connected to discriminate data / commands. <br> A0=HIGH: Indicates that D0 to D7 are display data. <br> A0=LOW: Indicates that D0 to D7 are control data. |  |  |  |  | 1 |
| $\overline{\text { RES }}$ | I | Initialized by setting $\overline{\mathrm{RES}}$ to LOW. <br> Reset operation is performed at the $\overline{\text { RES }}$ signal level. |  |  |  |  | 1 |
| $\begin{aligned} & \overline{\mathrm{CS1}} \\ & \text { CS2 } \end{aligned}$ | I | Chip Select signal. When $\overline{\mathrm{CS1}}=$ LOW and CS2=HIGH, this signal becomes active and the input/output of data/commands is enabled. |  |  |  |  | 2 |
| $\begin{aligned} & \overline{\mathrm{RD}} \\ & (\mathrm{E}) \end{aligned}$ | 1 | - When the 80 series MPU is connected, active LOW is set. Pin that connects the $\overline{R D}$ signal of the 80 series MPU. When this signal is LOW, the SED157A series data bus is set in the output state. <br> - When the 68 series MPU is connected, active HIGH is set. 68 series MPU enable clock input pin |  |  |  |  | 1 |
| $\begin{aligned} & \overline{\mathrm{WR}} \\ & (\mathrm{R} / \overline{\mathrm{W}}) \end{aligned}$ | 1 | - When the 80 series MPU is connected, active LOW is set. Pin that connects the WR signal of the 80 series MPU. The data bus signal is latched on the leading edge of the WR signal. <br> - When the 68 series MPU is connected, Read/write control signal input pin R/W=HIGH: Read operation $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{LOW}$ : Write operation |  |  |  |  | 1 |
| FRS | 0 | Output pin for static drive Used together with the SYNC pin |  |  |  |  | 1 |
| C86 | 1 | MPU interface switching pin C86=HIGH: 68 series MPU interface C86=LOW: 80 series MPU interface |  |  |  |  | 1 |
| P/S | 1 | Switching $\mathrm{P} / \mathrm{S}=\mathrm{HIGH}$ P/S=LOW According <br> When P/S be HIGH, RD(E) and For the se | pin for par <br> H: Parallel <br> : Serial dat to the P/S | el data entr a entry Data D0 to D7 SI (D7) D5 are set EN". re fixed to RAM disp | rial data entry <br> ng table is <br> Read/write <br> $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ <br> Write-only <br> high impeda <br> H or LOW. <br> data canno | Serial clock <br> SCL (D6) <br> e. D0 to D5 can <br> be read. | 1 |


| Pin name | I/O | Description |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS | I | Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks. <br> CLS=HIGH: Built-in oscillator circuit valid <br> CLS=LOW: Built-in oscillator circuit invalid (external input) <br> When CLS=LOW, display clocks are input from the CL pin. <br> When the SED157A series is used for the master/slave configuration, each of the CLS pins is set to the same level together. |  |  |  |  |  | 1 |
| M/S | 1 | Pin that selects the master/slave operation for the SED157A series. The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation. <br> M/S=HIGH: Master operation <br> M/S=LOW: Slave operation <br> According to the M/S and CLS states, the following table is given. |  |  |  |  |  | 1 |
| CL | I/O | Display clock I/O pin <br> According to the M/S and CLS states, the following table is given. <br> When the SED157A series is used for the master/slave configuration, each CL pin is connected. |  |  |  |  |  | 1 |
| FR | I/O | Liquid crystal alternating current signal I/O pin <br> M/S=HIGH: Output <br> M/S=LOW: Input <br> When the SED157A series is used for the master/slave configuration, each FR pin is connected. |  |  |  |  |  | 1 |
| SYNC | I/O | Liquid crystal synchronizing current signal I/O pin <br> M/S=HIGH: Output <br> M/S=LOW: Input <br> When the SED157A series is used for the master/slave configuration, each SYNC pin is connected. |  |  |  |  |  | 2 |
| $\overline{\text { DOF }}$ | I/O | Liquid crystal display blanking control pin <br> M/S=HIGH: Output <br> M/S=LOW: Input <br> When the SED157A series is used for the master/slave configuration, each DOF pin is connected. |  |  |  |  |  | 1 |
| IRS | I | V5 voltage adjusting resistor selection pin <br> IRS=HIGH: Built-in resistor used <br> IRS=LOW: Built-in resistor not used. The $V_{5}$ voltage is adjusted by the Vr pin and stand-alone split resistor. <br> Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. |  |  |  |  |  | 1 |
| HPM | I | Power supply control pin of the power supply circuit for liquid crystal drive <br> HPM=HIGH: Normal mode <br> HPM=LOW: High power supply mode <br> Valid only at master operation. The pin is fixed to HIGH or LOW at slave operation. |  |  |  |  |  | 1 |

Liquid Crystal Drive Pin

| Pin name | I/O | Description |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SEGO } \\ & \text { to } \\ & \text { SEG223 } \end{aligned}$ | O | Output pins for the LCD segment drive. Contents of the display RAM and FR signal are combined to select a desired level among VDD, $\mathrm{V}_{2}$, $\mathrm{V}_{3}$ and $\mathrm{V}_{5}$. |  |  | 224 |
|  |  | RAM data FR | Output voltage |  |  |
|  |  |  | Display normal operation | Display reversal |  |
|  |  | HIGH HIGH | VDD | V2 |  |
|  |  | HIGH LOW | V5 | V3 |  |
|  |  | LOW HIGH | V2 | VDD |  |
|  |  | LOW LOW | V3 | V5 |  |
|  |  | Power save | V |  |  |
| $\begin{aligned} & \text { COM0 } \\ & \text { to } \\ & \text { COM63 } \end{aligned}$ |  | Output pins for the LCD common drive. Scan data and FR signal are combined to select a desired level among VDD, $\mathrm{V}_{1}$, $\mathrm{V}_{4}$ and $\mathrm{V}_{5}$. |  |  | 64 |
|  |  | Scanning data | FR | Output voltage |  |
|  |  | HIGH | HIGH | V5 |  |
|  |  | HIGH | LOW | VDD |  |
|  |  | LOW | HIGH | V1 |  |
|  |  | LOW | LOW | V4 |  |
|  |  | Power save | - | VDD |  |
| COMS | O | Indicator dedicated COM Set to OPEN when not us When COMS is used for signal is output to both th | tput pin master/slave config master and slave. | guration, the same | 2 |

## Test Pin

| Pin name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| TEST1 $\sim 4$ | I/O | Fix the pin to HIGH. <br> To use a built-in temperature sensor circuit in the SED157A* <br> SED157A $A^{*} /$ | 4 |
| TEST10 | I | Fix it to HIGH foe 16, Temperature Sensor Circuit. <br> SED157A |  |
| TEST11~13 | I/O | IC chip test pin. Fix the pin to HIGH. | 1 |
| TEST5 $\sim 9$, <br> $14 \sim 16$ | I/O | IC chip test pin. Take into consideration so that the capacity of <br> lines cannot be exhausted by setting the pin to OPEN. | 13 |

## 6. FUNCTION DESCRIPTION

## MPU Interface

## Selection of interface type

The SED157A series transfers data through 8-bit bidirectional data buses (D7 to D0) or serial data input (SI). By setting the polarity of the P/S pin to either HIGH or LOW, the 8-bit parallel data entry or serial data entry can be selected as listed in Table 1.

Table 1

| P/S | $\overline{\mathbf{C S 1}}$ | CS2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH: Parallel data entry | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C 86 | D 7 | D 6 | D 5 to D0 |
| LOW: Serial data entry | $\overline{\mathrm{CS} 1}$ | CS2 | A0 | - | - | - | SI | SCL | (HZ) |

## Parallel interface

When the parallel interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{HIGH}$ ), the SED1575 series can directly be connected to the MPU bus of either the 80 or 68 series MPU by setting the C86 pin to HIGH or LOW as listed in Table 2.

Table 2

| C86 | $\overline{\mathbf{C S 1}}$ | CS2 | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH: 68 series MPU bus | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | E | $\mathrm{R} / \bar{W}$ | D 7 to D0 |
| LOW: 80 series MPU bus | $\overline{\mathrm{CS1}}$ | CS 2 | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D 7 to D0 |

In addition, the data bus signal can be identified according to the combinations of the $A 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals as listed in Table 3.

Table 3

| Common | $\mathbf{6 8}$ series | $\mathbf{8 0}$ series |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{A 0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | Function |
| 1 | 1 | 0 | 1 | Display data read |
| 1 | 0 | 1 | 0 | Display data write |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 1 | 0 | Control data write (command) |

## Serial interface

When the serial interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ), the serial data entry (SI) and serial clock input(SCL) can be accepted with the chip in the non-active state (CS1=LOW or CS2 $=\mathrm{HIGH}$. The serial interface consists of an 8 -bit shift register and a 3-bit counter. Serial data is fetched from the serial data entry pin in the order of D7, D6, ...., and D0 on the leading edge of the serial clock and
converted into 8-bit parallel data on the leading edge of the 8 th serial clock, then processed.
Whether to identify that the serial data entry is display data or command is judged by the A0 input, and $\mathrm{A} 0=\mathrm{HIGH}$ indicates display data and $\mathrm{A} 0=\mathrm{LOW}$ indicates the command. After the chip is set to the non-active state, the A0 input is read and identified at the timing on the $8 \times \mathrm{n}$-th leading edge of the serial clock. Fig. 1 shows the signal chart of the serial interface.


Fig. 1

- When the chip is in the non-active state, both the shift register and counter are reset to the initial state.
- Cannot be read for the serial interface.
- For the SCL signal, pay careful attention to the terminating reflection of lines and external noise. The operation confirmation using actual equipment is recommended.


## Chip select

The SED157A series has two chip select pins $\overline{\mathrm{CS} 1}$ and CS2 and enables the MPU interface or serial interface only when $\overline{\mathrm{CS} 1}=\mathrm{LOW}$ and CS2 $=\mathrm{HIGH}$.
When Chip Select is in the non-active state, D0 to D7 are in the high impedance state and the $\mathrm{A} 0, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ inputs become invalid. When the serial interface is selected, the shift register and counter are reset.

## Display data RAM and internal register access

Since the SED157A series access viewed from the MUP side satisfies the cycle time and does not require the wait time, high-speed data transfer is enabled.
The SED157A series performs a kind of inter-LSI pipeline processing through the bus holder attached to the internal data bus when it performs the data transfer with the MPU.
For example, when data is written on the display data RAM, the data is first held in the bus holder and written
on the display data RAM up to the next data write cycle. Further, when the MPU reads the contents of display data RAM, the read data at the first data read cycle (dummy) is held in the bus holder and read on the system bus from the bus holder up to the next data read cycle. The read sequence of the display data RAM is restricted. When the address is set, note that the specified address data is not output to the subsequent read instruction and output at the second data read. Therefore single dummy read is required after the address set and write cycle. Fig. 2 shows this relationship.

## Busy flag

When the busy flag is " 1 ", it indicates that the SED157A series is performing an internal operation, and only the status read instruction can be accepted. The busy flag is output to the D7 pin using the status read command. If the cycle time (tcyc) is ensured, the MPU throughput can be improved greatly since this flag needs not be checked before each command.

- Write

- Read


Fig. 2

## Display Data RAM <br> Display data RAM

This display data RAM stores display dot data and consists of 65 ( 8 pages $\times$ one 8 bit +1 ) $\times 256$ bits. Desired bits can be accessed by specifying page and column addresses.
Since the MPU display data D7 to D0 correspond to the common direction of the liquid crystal display, the restrictions at display data transfer is reduced and the


## Page address circuit

As shown in Fig. 4, the page address of the display data RAM is specified using the page address set command. To access the data using a new page, the page address is respecified.
The page address 8 ( $\mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0=1,0,0,0$ ) is an indicator dedicated RAM area and only the display data D 0 is valid.

## Column address circuit

As shown in Fig. 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented by +1 at every input of display data read/write command. This allows the MPU to access the display data continuously.
Incrementation of the column address is stopped by FFH. When display data is accessed continuously, the column address continues to specify the FFH after access of the FFH. It should be noted that the column address FFH display data is accessed repeatedly. The column address and page address are independent of each other. Therefore, when shifting from the column of page 0 to the column of page 1 , for example, it is necessary to specify each of the page address and column address again.
display configuration with the high degree of freedom can easily be obtained when the SED157A series is used for the multiple chip configuration.
Besides, the read/write operation to the display data RAM is performed through the I/O buffer from the MPU side independently of the liquid crystal drive signal read. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.


Fig. 3

Furthermore, as shown in Table 4, the AD command (segment driver direction select command) can used to reverse the correspondence between the display data RAM column address and segment output. This allows constraints on IC layout to be minimized at the time of LCD module assembling.

Table 4

| SEG output | SEG0 | SEG223 |
| :---: | :---: | :---: | :---: |
| ADC | "0" | $0(\mathrm{H}) \rightarrow$ Column Address $\rightarrow$ DF $(\mathrm{H})$ |
| (D0) | "1" | $\mathrm{FF}(\mathrm{H}) \leftarrow$ Column Address $\leftarrow 20(\mathrm{H})$ |

## Line address circuit

When displaying contents of the display data RAM, the line address circuit is used for specifying the corresponding addresses. See Figure 4. Using the display start line address set command, the top line is normally selected (when the common output state is normal, COM0 is output. And, when reversed outputs COM63). For the display area of 65 lines is secured starting from the specified display start line address in the address incrementing direction.
Dynamically changing the line address using the display start line address set command enables screen scrolling and page change.


Fig. 4

## Display data latch circuit

The display data latch circuit is a latch that temporarily stores the display data output from the display data RAM to the liquid crystal drive circuit.
Since the Display Normal Rotation/Reversal, Display ON/OFF, and Display All Lighting ON/OFF commands control the data in this latch, the data within the display data RAM is not changed.

## Oscillator Circuit

This oscillator circuit is a CR type oscillator and generates display clocks. The oscillator circuit is valid only when M/S=HIGH and CLS=HIGH and starts oscillation after the Built-in Oscillator Circuit ON command is entered. When CLS=LOW, the oscillation is stopped and the display clocks are entered from the CL pin.

## Display Timing Generator Circuit

This display timing generator circuit generates timing signals from the display clocks to the line address circuit and the display latch circuit. It latches the display data to the display data latch circuit and outputs it to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from the MPU. Therefore
even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.
The circuit also generates the internal common timing, liquid crystal alternating current signal (FR), and synchronous signal (SYNC) from the display clocks. As shown in Fig. 5, the FR normally generates the drive waveforms in the 2 -frame alternating current drive system to the liquid crystal drive circuit. It can generate n -line reversal alternating current drive waveforms by setting data ( $\mathrm{n}-1$ ) to the n -line reversal drive register. If a display quality problem such as crosstalk occurs, it can be improved by using the n -line reversal alternating current drive waveforms. Determine the number of lines ( n ) to which alternating current is applied by actually displaying the liquid crystal.
SNYC is a signal that synchronizes the line counter and common timing generator circuit to the SYNC signal output side IC. Therefore the SYNC signal becomes a waveform at a duty ratio of $50 \%$ that synchronizes to the frame synchronization.
When the SED157A series is used for the multiple chip configuration, the slave side needs to supply the display timing signals (FR, SYNC, CL, and $\overline{\mathrm{DOF}}$ ) from the master side.
Table 5 shows the state of FR, SYNC, CL, or $\overline{\mathrm{DOF}}$.

Table 5

|  | Operation mode | FR | SYNC | CL | $\overline{\text { DOF }}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Master | Built-in oscillator circuit valid (CLS=HIGH) | Output | Output | Output | Output |
| $(\mathrm{M} / \mathrm{S}=\mathrm{HIGH})$ | Built-in oscillator circuit invalid (CLS=LOW) | Output | Output | Input | Output |
| Slave | Built-in oscillator circuit valid (CLS=HIGH) | Input | Input | Input | Input |
| $(\mathrm{M} / \mathrm{S}=$ LOW $)$ | Built-in oscillator circuit invalid (CLS=LOW $)$ | Input | Input | Input | Input |

## 2-frame alternating current drive waveforms



Fig. 5

## n -line reversal alternating current drive waveforms (Example of $\mathrm{n}=5$ : when the line reversal register is set to 4)



Fig. 6

## Common Output State Selection Circuit

The SED157A series can set the scanning direction of the COM output using the common output state selection command (see Fig. 6). Therefore the IC assignment restrictions at LCD module assembly are reduced.

Table 6

| State | COM scanning direction |  |  |
| :--- | :---: | :---: | :---: |
| Normal rotation | COM 0 | $\rightarrow$ | COM 63 |
| Reversal | COM 63 | $\rightarrow$ | COM 0 |

## Liquid Crystal Drive Circuit

This liquid crystal drive circuit is 289 sets of mutiplexers that generate quadruple levels for liquid crystal drive. It outputs the liquid crystal drive voltage that corresponds to the combinations of the display data, COM scanning signal, and FR signal.
Fig. 6 shows examples of the SEG and COM output waveforms.


Fig. 7

## Power Supply Circuit

This power supply circuit is a low power supply consumption one that generates the voltage required for the liquid crystal drive and consists of a boosting circuit, voltage adjusting circuit, and voltage follower circuit. It is valid only at master operation.
The power supply circuit ON/OFF controls the boosting
circuit, voltage adjusting circuit, and voltage follower circuit using the power supply control set command, respectively.
Therefore, it can also use the partial functions of the external power supply and built-in power supply together. Table 7 lists the functions that control 3-bit data using the power control set command and Table 8 lists the reference combinations.

Table 7 Description of controlling bits using the power control set command

| Item | State |  | "0" |
| :--- | :--- | :--- | :--- |
| D2 | Boosting circuit control bit | ON | OFF |
| D1 | Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF |
| D0 | Voltage follower circuit (V/F circuit) control bit | ON | OFF |

Table 8 Reference combinations

| Status of use | D2 | D1 | D0 | Boosting circuit | V adjusting circuit | V/F circuit | External voltage input | Boosting system pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) Built-in power supply used | 1 | 1 | 1 | $\bigcirc$ | 0 | $\bigcirc$ | Vss2 | Used |
| (2) V adjusting circuit and V/F circuit only | 0 | 1 | 1 | x | 0 | 0 | Vout, Vss2 | OPEN |
| (3) V/F circuit only | 0 | 0 | 1 | $x$ | $x$ | 0 | V5, Vss2 | OPEN |
| (4) External power supply only | 0 | 0 | 0 | X | X | X | $\mathrm{V}_{1}$ to $\mathrm{V}_{5}$ | OPEN |

- The boosting system pin indicates the CAP1+, CAP1-, CAP2+, CAP2-, or CAP3- pin.
- Although the combinations other than those listed in the above table are also possible, they cannot be recommended because they are not actual use methods.


## Boosting circuit

The boosting circuit incorporated in the SED157A series enables the quadruple boosting, triple boosting, and double boosting of the VDD - VsS2 potential.
For the quadruple boosting, the VDD $\leftrightarrow$ Vss2 potential is quadruple-boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between CAP1 $+\leftrightarrow$ and CAP1 - , between CAP $2+\leftrightarrow$ and CAP2-, between CAP1 $+\leftrightarrow$ and CAP3-, and between Vss $2 \leftrightarrow$ and Vout.
For the triple boosting, the VDD $\leftrightarrow$ VsS2 potential is
triple-boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between $\mathrm{CAP} 1+\leftrightarrow$ and CAP1-, between CAP2 $+\leftrightarrow$ and CAP2-, and between VSS2 $\leftrightarrow$ and Vout and strapping both CAP3- and Vout pins.
For the double boosting, the VDD $\leftrightarrow$ VSS2 potential is doubly boosted to the negative side and output to the Vout pin by connecting the capacitor C 1 between CAP $1+\leftrightarrow$ and CAP1-, and between VsS2 $\leftrightarrow$, setting CAP2+ to OPEN, and Vout and strapping CAP2-, CAP3-, and Vout pins.
Fig. 8 shows the relationships of boosting potential.


Fig. 8

- Set the Vss2" voltage range so that the voltage of the Vout pin cannot exceed the absolute maximum ratings.


## Voltage adjusting circuit

The boosting voltage generated in Vout outputs the liquid crystal drive voltage V5 through the voltage adjusting circuit.
Since the SED157A series incorporates a high-accuracy constant power supply, 64-step electronic control function, and V5 voltage adjusting resistor, a highaccuracy voltage adjusting circuit can eliminate and save parts.
(A) When using the V5 voltage adjusting built-in resistor The liquid crystal power supply voltage V5 can be controlled only using the command without an external resistor and the light and shade of liquid crystal display be adjusted by using the V5 voltage adjusting built-in resistor and the electronic control function.
The V5 voltage can be obtained according to Expression A-1 within the range of $|\mathrm{V} 5|<|\mathrm{Vout}|$.

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b}{R a}\right) \cdot V_{E V} \\
& =\left(1+\frac{R b}{R a}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
& {\left[\Theta V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right] }
\end{aligned}
$$



Fig. 9

VREG is a constant voltage source within an IC, and the value at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is constant as listed in Table 9.

Table 9

| DeviceTemperature <br> gradient | Unit | Vreg | Unit |  |
| :--- | :---: | :---: | :---: | :---: |
| Internal <br> power supply | -0.05 | $\left[\% /{ }^{\circ} \mathrm{C}\right]$ | -2.1 | $[\mathrm{~V}]$ |

$\alpha$ indicates an electronic control command value. Setting data in a 6-bit electronic control register enters one state among 64 states. Table 10 lists the values of $\alpha$ based on the setup of the electronic control register.

| D5 | D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
|  |  |  | $\vdots$ |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ indicates the V5 voltage adjusting built-in resistance ratio and can be adjusted into eight steps using the V5 voltage adjusting built-in resistance ratio set command. The reference values of the $(1+\mathrm{Rb} / \mathrm{Ra})$ ratio are obtained as listed in Table 11 by setting 3-bit data in the V5 voltage adjusting built-in resistance ratio register.

Table 11 (Reference values)

| Register |  |  | Device per temperature <br> gradient [Unit: $\% /{ }^{\circ} \mathbf{C}$ ] |
| :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | -0.05 |
| 0 | 0 | 0 | 4.5 |
| 0 | 0 | 1 | 5.0 |
| 0 | 1 | 0 | 5.5 |
| 0 | 1 | 1 | 6.0 |
| 1 | 0 | 0 | 6.5 |
| 1 | 0 | 1 | 7.0 |
| 1 | 1 | 0 | 7.6 |
| 1 | 1 | 1 | 8.1 |

For the internal resistance ratio, a manufacturing dispersion of up to $\pm 7 \%$ should be taken into account. When not within the tolerance, adjust the V5 voltage by externally mounting Ra and Rb .
Figs. 10 show the V5 voltage reference values per temperature gradient device based on the values of the V5 voltage adjusting built-in resistance ratio register and electronic control register at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Fig. 10 SED157A ${ }^{*}$ ** Temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$
$\mathrm{V}_{5}$ voltage based on the values of $\mathrm{V}_{5}$ voltage adjusting built-in resistance ratio register and electronic control register
<Setting example: When setting $\mathrm{V} 5=-9 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ > From Fig. 8 and Expression A-1.

Table 12

| Description | Register |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D5 | D4 | D3 | D2 | D1 | D0 |
|  | - | - | - | 0 | 1 | 0 |
| electronic control | 1 | 0 | 0 | 1 | 0 | 1 |

In this case, Table 13 lists the V5 voltage variable range and pitch width using the electronic control function.
Table 13

| V5 | Min. |  | Typ. |  | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -11.6 | to | -9.3 | to | -7.1 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 67 |  |  | $[\mathrm{mV}]$ |

(B) When using the external resistor (not using the V 5 voltage adjusting built-in resistor) (1)
The liquid crystal power supply voltage V5 can also be set by adding the resistors ( Ra ' and Rb ') between Vdd and Vr and between Vr and V5 without the V5 voltage adjusting built-in resistor (IRS pin=LOW). Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function.

The V5 voltage can be obtained from Expression B1 by setting the external resistors Ra' and Rb' within the range of $|\mathrm{V} 5|<\mid$ Vout $\mid$.

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot V_{E V} \\
& =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G} \\
& {\left[\Theta V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right] }
\end{aligned}
$$

(Expression B-1)


Fig. 11

## <Setting example: When setting $\mathrm{V}_{5}=-9 \mathrm{~V}$ at $\mathrm{Ta}=25^{\circ} \mathrm{C}>$

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = (1,0,0,0,0,0). From the foregoing we can establish the expression:

$$
\begin{aligned}
\alpha & =31 \\
V_{R E G} & =-2.1 V
\end{aligned}
$$

From Expression B-1, it follows that

$$
\begin{aligned}
V_{5} & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G}(\text { Expression B-2) } \\
-9 V & =\left(1+\frac{R b^{\prime}}{R a^{\prime}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
\end{aligned}
$$

Also, suppose the current applied to Ra' and $\mathrm{Rb}^{\prime}$ is $5 \mu \mathrm{~A}$.

$$
R a^{\prime}+R b^{\prime}=1.8 M \Omega
$$

(Expression B-2)
It follows that
Therefore from Expressions B-2 and B-3, we have

$$
\begin{aligned}
\frac{R b^{\prime}}{R a^{\prime}} & =4.3 \\
R a^{\prime} & =340 k \Omega \\
R b^{\prime} & =1460 k \Omega
\end{aligned}
$$

In this case, Table 14 lists the V5 voltage variable range and pitch width using the electronic control function.

Table 14

| V $_{5}$ | Min. |  | Typ. |  | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -11.1 | to | -9.0 | to | -6.8 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 67 |  |  | $[\mathrm{mV}]$ |

(C) When using the external resistor (not using the V5 voltage adjusting built-in resistor) (2)
In the use of the above-mentioned external resistor, the liquid crystal power supply voltage V5 can also be set by adding the resistors to finely adjust Ra ' and $\mathrm{Rb}^{\prime}$. Also in this case, the liquid crystal power supply voltage V5 can be controlled using the command and the light and shade of liquid crystal display can be adjusted by using the electronic control function.

The V5 voltage can be obtained from the following expression $\mathrm{C}-1$ by setting the external resistors R 1 , R 2 (variable resistors), and R 3 within the range of $\left|\mathrm{V}_{5}\right|<\mid$ Vout $\mid$ and finely adjusting $\mathrm{R} 2(\Delta \mathrm{R} 2)$.
$V_{5}=\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot V_{E V}$
$=\left(1+\frac{R_{3}+R_{2}-\Delta R_{2}}{R_{1}+\Delta R_{2}}\right) \cdot\left(1-\frac{\alpha}{162}\right) \cdot V_{R E G}$
$\left[\Theta V_{E V}=(1-\alpha / 162) \cdot V_{R E G}\right]$
(Expression C-1)


Fig. 12
<Setting example: When setting $\mathrm{V} 5=-7$ to -11 V at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ >

Set the value of the electronic control register as the intermediate value (D5, D4, D3, D2, D1, D0) = ( $1,0,0,0,0,0$ ). From the foregoing we can establish the expression:

$$
\begin{aligned}
\alpha & =31 \\
V_{R E G} & =-2.1 V
\end{aligned}
$$

When $\Delta R_{2}=0 \Omega$, to obtain V5 $=-9$ V from Expression C1, it follows that

$$
-11 V=\left(1+\frac{R_{3}+R_{2}}{R_{1}}\right) \cdot\left(1-\frac{31}{162}\right) \cdot(-2.1)
$$

(Expression C-2)

Also, suppose the current applied between VDD and V5 is $5 \mu \mathrm{~A}$.

$$
R_{1}+R_{2}+R_{3}=1.8 M \Omega
$$

(Expression C-4)
It follows that
Therefore from Expressions C-2, C-3, and C-4, we have

$$
\begin{aligned}
& R_{1}=162 k \Omega \\
& R_{2}=278 k \Omega \\
& R_{3}=1363 k \Omega
\end{aligned}
$$

At this time, the V5 voltage variable range and notch width based on electronic volume function are given in the following Table when V5=-9 V by R2 is assumed:

When $\Delta R_{2}=R 2$, to obtain $V 5=-7 \mathrm{~V}$, it follows that

$$
\begin{aligned}
-7 V=\left(1+\frac{R_{3}}{R_{1}+R_{2}}\right) \cdot\left(1-\frac{31}{162}\right) & \cdot(-2.1) \\
& (\text { Expression } \mathrm{C}-3)
\end{aligned}
$$

Table 15

| V5 | Min. |  | Typ. |  | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | -11.1 | to | -9.0 | to | -6.8 | $[\mathrm{~V}]$ |
| Pitch width |  |  | 67 |  |  | $[\mathrm{mV}]$ |

- When using the V5 voltage adjusting built-in resistor or electronic control function, the state where at least the V5 voltage adjusting circuit and voltage follower circuit are operated together needs to be set using the power control set command. Also when the boosting circuit is OFF, the voltage needs to be applied from Vout.
- The Vr pin is valid only when the V5 voltage adjusting built-in resistor (IRS pin=LOW). Set the Vr pin to OPEN when using the V5 voltage adjusting built-in resistor (IRS pin=HIGH).
- Since the VR pin has high input impedance, noise must be taken into consideration such as for short and shielded lines.


## Liquid crystal voltage generator circuit

The V5 voltage is resistor-split within an IC and generates the $V_{1}, V_{2}, V_{3}$, and $V_{4}$ potentials required for the liquid crystal drive.
Further, the $V_{1}, V_{2}, V_{3}$, and $V_{4}$ potentials are impedanceconverted by the voltage follower and supplied to the liquid crystal drive circuit.

Using the bias set command allows you to select a desired bias ratio from $1 / 9$ or $1 / 7$.

## High power mode

The power supply circuit incorporated in the SED157A series has the ultra-low power consumption (normal mode: $\mathrm{HPM}=\mathrm{HIGH}$ ). Therefore the display quality
may be deteriorated in large load liquid crystal or panels. In this case, the display quality can be improved by setting HPM pin=LOW (high power mode). Whether to use the power supply circuit in this mode should need the display confirmation by actual equipment.
Also, if improvement is insufficient even for the high power mode setting, use either the SED157ADAB or supply liquid crystal drive power externally. In either case, be sure to check the display thoroughly.

## Command sequence when the built-in power supply is turned off

To turn off the built-in power supply, set it in the power save state and then turn off the power supply according to the command sequence shown in Fig. 13 (procedure).


Fig. 13

## Reference circuit examples

(1) All the built-in power supply used
(1) When using the $V_{5}$ voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)
(2) When not using the $\mathrm{V}_{5}$ voltage adjusting built-in resistor (Example of Vss2=Vss, quadruple boosting)

(2) Only the voltage adjusting circuit and V/F circuit used
(1) When using the $\mathrm{V}_{5}$ voltage adjusting built-in resistor

(3) Only the V/F circuit used

(2) When not using the $\mathrm{V}_{5}$ voltage adjusting built-in resistor

(4) Only the external power supply used Depending on all external power supplies


Common reference setting example At V5=-8 to -12 V variable

| Item | Setting value | Unit |
| :---: | :---: | :---: |
| C 1 | 1.0 to 4.7 | $\mu \mathrm{~F}$ |
| C 2 | 0.01 to 1.0 | $\mu \mathrm{~F}$ |

Fig. 14
*1 Since the VR terminal input impedance is high, use short leads and shielded lines. When the VR terminal is not used, means should be taken to prevent capacitance of the line or others from being applied.
*2 C 1 and $\mathrm{C}_{2}$ are determined according to the size of the LCD panel. Set a value so that the liquid crystal drive voltage can be stable.
[Setting example] • Turn on the V5 adjusting circuit and the V/F circuit and apply external voltage.

- Display LCD heavy load patterns like lateral stripes and determine C 2 so that the liquid crystal drive voltages (V1 to V5) can be stable.
- Then turn on all built-in power supplies and determine C 1.
*3 Capacity is connected in order to stabilize voltage between VdD and Vss power supplies.
*4 When the built-in V/F circuit is used to drive an LCD panel with heavy alternating or direct current load, we recommend that external resistance be connected in order to stabilize V/F outputs, or electric potentials, V1, V2, V3 and V4.


Adjust resistance value R4 to the optimal level by checking driving waveform displayed on the LCD.

Reference setting: $\mathrm{R} 4=0.1$ to $1.0[\mathrm{M} \Omega]$

Fig. 15

## *5 Precautions when installing the COG

When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, non-conformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

Also, as for this driver IC, pay sufficient attention to the following points when connecting to external parts for the characteristics of the circuit.

1. Connection to the boosting capacitors The boosting capacitors (the capacitors connecting to respective CAP pins and capacitor being inserted between Vout and Vss2) of this IC are being switched over
by use of the transistor with very low ON-resistance of about $10 \Omega$. However, when installing the COG, the resistance of ITO wiring is being inserted in series with the switching transistor, thus dominating the boosting ability.
Consequently, the boosting ability will be hindered as a result and pay sufficient attention to the wiring to respective boosting capacitors.
2. Connection of the smoothing capacitors for the liquid crystal drive
The smoothing capacitors for the liquid crystal driving potentials ( $\mathrm{V}_{1} . \mathrm{V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ ) are indispensable for liquid crystal drives not only for the purpose of mere stabilization of the voltage levels. If the ITO wiring resistance which occurs pursuant to installation of the COG is supplemented to these smoothing capacitors, the liquid crystal driving potentials become unstable to cause nonconformity with the indications of the liquid crystal display. Therefore, when using the COG module, we definitely recommend to connect reinforcing resistors externally.
Reference value of the resistance is $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. Meanwhile, because of the existence of these reinforcing resistors, current consumption will increase.

Indicated below is an exemplary connection diagram of external resistors.
Please make sufficient evaluation work for the display statuses with any connection tests.

Exemplary connection diagram 1.


## Reset Circuit

When the $\overline{\mathrm{RES}}$ input is set to the LOW level, this LSI enters each of the initial setting states

1. Display OFF
2. Display Normal Rotation
3. ADC Select: Normal rotation (ADC command D0=0)
4. Power Control Register: (D2,D1,D0) $=(0,0,0)$
5. Register Data Clear within Serial Interface
6. LCD Power Supply Bias Ratio: $1 / 9$ bias
7. n-Line Alternating Current Reversal Drive Reset
8. Power saving clear
9. Display All Lighting OFF: (Display All Lighting ON/OFF command D0=LOW)
10. Built-in Oscillator Circuit stopped
11. Static Indicator OFF

Static Indicator Register: $(D 1, D 2)=(0,0)$
12. Read Modify Write OFF
13. Display start line set to the first line
14. Column address set to address 0
15. Page address set to page 0
16. Common Output State Normal rotation
17. V5 Voltage Adjusting Built-in Resistance Ratio Register: (D2,D1,D0) $=(0,0,0)$
18. Electronic Control Register Set Mode Reset

Electronic Control Register* (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0,0)$
19. n-Line Alternating Current Reversal Register: (D3, $\mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0)=(0,0,0,0)$
20. Test Mode Reset

Exemplary connection diagram 2.


On the other hand, when using the reset command, only the items 11 to 20 of the above-mentioned initial setting are executed.

When the power is turned on, the initialization using the RES pin is required. After the initialization using the RES pin, each input pin needs to be controlled normally. Besides, when the MPU control signal has high impedance, overcurrent may be applied to an IC. After turning on the power, take action so that the input pin cannot have high impedance.
The SED157A Series discharge electric charges of V5 and Vout at RES pin is set to the LOW level. If external power supplies for driving LCD are used, do not input external power while the RES pin is set to the LOW level to prevent short-circuiting between the external power supplies and VDD.

## 7. COMMAND DESCRIPTION

The SED157A series identifies data bus signals according to the combinations of $A 0, \overline{R D}(E)$, and $\overline{W R}(R / \bar{W})$. Since the interpretation and execution of commands are performed only by the internal timing independently of external clocks, the SED157A performs high-speed processing that does not require busy check normally.
The 80 series MPU interface starts commands by inputting low pulses to the $\overline{\mathrm{RD}}$ pin at read and to the $\overline{\mathrm{WR}}$ pin at write operation. The 68 series MPU interface enters the read state when HIGH is input to the $\mathrm{R} / \overline{\mathrm{W}}$ pin. It enters the write state when LOW is input to the same pin. It starts commands by inputting high pulses to the E pin (for the timing, see the Timing Characteristics of Chapter 10). Therefore the 68 series MPU interface differs from the 80 series MPU interface in that $\overline{\mathrm{RD}}(\mathrm{E})$ is set to " $1(\mathrm{H})$ " at status read and display data read in the Command Description and Command Table. The command description is given below by taking the 80 series MPU interface as an example.
When selecting the serial interface, enter sequential data from D7.

## Command description

## (1) Display ON/OFF

This command specifies display ON/OFF.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD |  | $\overline{\mathbf{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Display ON |
|  |  |  |  |  |  |  |  |  |  | 0 | Display OFF |

For display OFF, the segment and common drivers output the VDD level.

## (2) Display Start Line Set

This command specifies the display start line address of the display data RAM shown in Fig. 4. The display area is displayed for 65 lines from the specified line address to the line address increment direction. When this command is used to dynamically change the line address, the vertical smooth scroll and page change are enabled. For details, see the Line address circuit of "Function Description".

|  |  | $\frac{\mathrm{E}}{\mathbf{R} / \overline{\mathbf{W}}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\overline{\mathrm{RD}}$ | $\mathbf{D 7}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  |  |  |  |  |  | $\downarrow$ |  |  |  | $\downarrow$ |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 62 |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 63 |  |

## (3) Page Address Set

This command specifies the page address that corresponds to the low address when accessing the display data RAM shown in Fig. 4 from the MPU side. The display data RAM can access desired bits when the page address and column address are specified. Even when the page address is changed, the display state will not be changed. For details, see the Page address circuit of "Function Description".

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathbf{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  | 0 | 0 | 1 | 0 | 2 |  |
|  |  |  |  |  |  |  | $\downarrow$ |  |  | $\downarrow$ |  |
|  |  |  |  |  |  | 0 | 1 | 1 | 1 | 7 |  |
|  |  |  |  |  |  | 1 | 0 | 0 | 0 | 8 |  |

## (4) Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (higher 4-bits and lower 4-bits) when it is set (set continuously in principle). Each time the display data RAM is accessed, the column address automatically increments ( + ), making it possible for the MPU to continuously read and write the display data. The column address increment is stopped at FFH, and the FFH is specified continuously. This must be noted when you want to access continuously. In this case, the page address is not changed continuously. For details, see "Column Address Circuit" in Function Description.

|  | A0 $\frac{E}{R D} / \bar{W}$ |  |  | D7 | D6 | D5 |  | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | RD | WR |  |  |  |  |  |  |  |  |  |
| High-order bit $\rightarrow$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 |
| Low-order bit $\rightarrow$ |  |  |  |  |  |  |  | 0 | A3 | A2 | A1 | A0 |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
|  | $\downarrow$ |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 254 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 255 |

## (5) Status Read

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | BUSY | ADC | ON/OFF RESET | 0 | 0 | 0 | 0 |  |


| BUSY | When BUSY=1, indicates an internal operation being done or reset. <br> The command cannot be accepted until BUSY=0 is reached. However, if the cycle time is <br> satisfied, the command needs not be checked. |
| :---: | :--- |
| ADC | Indicates the correspondence relationship between the column address and segment driver. <br> 0: Reversal (column address 19-n $\leftrightarrow$ SEG n) <br> 1: Normal rotation (column address $n \leftrightarrow S$ SEG $n$ ) <br> (Reverses the polarity of ADC command.) |
| ON/OFF | ON/OFF: Specifies display ON/OFF <br> 0: Display ON <br> 1: Display OFF <br> (Reverses the polarity of display ON/OFF command.) |
| RESET | Indicates the $\overline{\text { RES }}$ signal or that initial setting is being done using the reset command. <br> 0: Operating state <br> 1: Resetting |

## (6) Display Data Write

This command writes 8 -bit data to the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively write the display data.

| A |  |  | $\frac{R / \bar{W}}{\overline{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 1 | 0 | Write data |  |  |  |  |  |  |  |  |

## (7) Display Data Read

This command reads the 8 -bit data in the specified address of the display data RAM. Since the column address is automatically incremented by 1 after the data is written, the MPU can successively read the data consisting of multiple words.
Besides, immediately after the column address is set, dummy read is required one time. For details, see the description of the Display data RAM and internal register access of "Function Description".
When using the serial interface, the display cannot be read.

| A |  |  | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 0 | 1 | Read data |  |  |  |  |  |  |  |  |

## (8) ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence relationship between the column address of the display RAM data shown in Fig. 4 and the segment driver output. Therefore the order of the segment driver output pin can be reversed using the command. After the display data is written and read, the column address is incremented by 1 according to the column address of Fig. 4. For details, see the Column address circuit of "Function Description".

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  | D7 | D6 | D5 | D4 | D3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | Setting |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Clockwise (normal rotation) |
|  |  |  |  |  |  |  |  |  | 1 | Counterclockwise (reversal) |  |

## (9) Display Normal Rotation/Reversal

This command can reversal display lighting and non-lighting without overwriting the contents of display data RAM. In this case, the contents of display data RAM are held.

| A0 | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | LCD on potential (normal rotation) RAM data HIGH |
|  |  |  |  |  |  |  |  |  |  | 1 | LCD on potential (reversal) RAM data LOW |

## (10) Display All Lighting ON/OFF

This command can forcedly make all display set in the lighting state irrespective of the contents of display data RAM. In this case, the contents of display data RAM are held.
This command has priority over the display normal rotation/reversal command.

|  | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | $\mathbf{R D}$ | $\overline{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Setting |

## (11) LCD Bias Set

This command selects the bias ratio of the voltage required for liquid crystal drive. The command is valid when the V/ $F$ circuit of the power supply circuit is operated.

|  | $\frac{\mathrm{E}}{2}$ | $\mathrm{R} / \overline{\mathrm{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $1 / 9$ bias |
|  |  |  |  |  |  |  |  |  |  | 1 | $1 / 7$ bias |

## (12) Read Modify Write

This command is used together with the end command. Once this command is entered, the column address can be incremented by 1 only using the display data write command instead of being changed using the display read command. This state is held until the end command is entered. When the end command is entered, the column address returns to the address when the read modify write command is entered. This function can reduce the load of the MPU when repeatedly changing data for a specific display area such as a blinking cursor.

|  |  | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

* The commands other than Display Data Read/Write can be used even in Read Modify Write mode. However, the column address set command cannot be used.
- Sequence for cursor display


Fig. 16
(13) End

This command resets the Read Modify Write mode and returns the column address to the mode initial address.



Fig. 17

## (14) Reset

This command initializes Display Start Line, Column Address, Page Address, Common Output State, V5 Voltage Adjusting Built-in Resistance Ratio, Electronic Control, and Static Indicator and resets the Read Modify Write mode and Test mode. This will not have any effect on the display data RAM. For details, see the Reset of " Function Description".
Reset operation is performed after the reset command is entered.

|  | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | $\mathbf{R D}$ | $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

The initialization when the power is applied is performed using the reset signal to the $\overline{\operatorname{RES}}$ pin. The reset command cannot be substituted for the signal.

## (15) Common Output State Selection

This command can select the scanning direction of the COM output pin. For details, see the Common Output State Selection Circuit of "Function Description".

*: Invalid bit

## (16) Power Control Set

This command sets the function of the power supply circuit. For details, see the Power Supply Circuit of "Function Description".

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}} \frac{\mathbf{R} / \overline{\mathbf{W}}}{\mathbf{W R}}$ | $\mathbf{D 7}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Selected state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |  | Boosting circuit: OFF |
|  |  |  |  |  |  |  |  | 1 |  |  | Boosting circuit: ON |
|  |  |  |  |  |  |  |  | 0 |  | V adjusting circuit: OFF |  |
|  |  |  |  |  |  |  |  | 1 |  | V adjusting circuit: ON |  |
|  |  |  |  |  |  |  |  |  | 0 | V/F circuit: OFF |  |
|  |  |  |  |  |  |  |  |  | 1 | V/F circuit: ON |  |

(V/F circuit: Voltage follower circuit, V adjusting circuit: voltage adjusting circuit)

## (17) $\mathrm{V}_{5}$ Voltage Adjusting Built-in Resistance Ratio Set

This command sets the V5 voltage adjusting built-in resistance ratio. For details, see the Power Supply Circuit of "Function Description".

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb to Ra ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Small |
|  |  |  |  |  |  |  |  | 0 | 0 | 1 |  |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 |  |
|  |  |  |  |  |  |  |  |  | $\downarrow$ |  | $\downarrow$ |
|  |  |  |  |  |  |  |  | 1 | 1 | 0 |  |
|  |  |  |  |  |  |  |  | 1 | 1 | 1 | Large |

## (18) Electronic Control (2-Byte Command)

This command controls the liquid crystal drive voltage V5 output from the voltage adjusting circuit of the built-in liquid crystal power supply and can adjust the light and shade of liquid crystal display.
Since this command is a 2 -byte command that is used together with the electronic control mode set command and electronic control register set command, always use both the commands consecutively.

- Electronic Control Mode Set

Entering this command validates the electronic control register set command. Once the electronic control mode is set, the commands other than the electronic control register set command cannot be used. This state is reset after data is set in the register using the electronic control register set command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathbf{W}}}{\mathrm{W}}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |

- Electronic Control Register Set

This command is used to set 6-bit data in the electronic volume register to allow the liquid crystal drive voltage V5 to enter one-state voltage value among 64-state voltage values.
After this command is entered and the electronic control register is set, the electronic control mode is reset.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}} \mathbf{~} \mathbf{R / \overline { W }}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | $*$ | $*$ | 0 | 0 | 0 | 0 | 1 | 0 |  |
|  |  |  |  |  |  |  | $\downarrow$ |  |  |  | $\downarrow$ |
| 0 | 1 | 0 | $*$ | $*$ | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 0 | 1 | 0 | $*$ | $*$ | 1 | 1 | 1 | 1 | 1 | 1 | Large |

When not using the electronic control function, set ( $1,0,0,0,0,0$ ).

- Sequence of the electronic control register set


Fig. 18

## (19) Static Indicator (2-Byte Command)

This command controls the indicator display of the static drive system. The static indicator display is controlled only using this command, and this command is independent of other display control commands.
The static indicator is used to connect the SYNC pin to one of its liquid crystal drive electrodes and the FRS pin to the other. For the electrodes used for the static indicator, the pattern separated from the electrodes for dynamic drive are recommended. When this pattern is too adjacent, the deterioration of liquid crystal and electrodes may be caused.
Since the static indicator ON command is a 2-byte command that is used together with the static indicator register set command, always use both the commands consecutively. (The static indicator OFF command is a 1-byte command.)

- Static Indicator ON/OFF

Entering the static indicator ON command validates the static indicator register set command. Once the static indicator ON command is entered, the commands other than the static indicator register set command cannot be used. This state is reset after the data is set in the register using the static indicator register set command.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{R} \mathbf{R}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Static indicator |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | OFF |
|  |  |  |  |  |  |  |  |  | 1 | ON |  |

- Static Indicator Register Set

This command sets data in the 2-bit static indicator register and sets the blinking state of the static indicator.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  | Indicator display state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | 0 | 0 | OFF |  |
|  |  |  |  |  |  |  |  | 0 | 1 | ON (blinks at an interval of approximately |  |  |
| 0.5 second.) |  |  |  |  |  |  |  |  |  |  |  |  |

*: Invalid bit

- Sequence of Static Indicator Register Set


Fig. 19

## (20) Power Save

This command makes the static indicator enter the power save state and can greatly reduce the power consumption. The power save state consists of the sleep state and stand-by state.

| A0 | $\frac{E}{R D}$ | $\overline{\overline{R / \bar{W}}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Power save state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Stand-by state |
|  |  |  |  |  |  |  |  |  |  | 1 | Sleep state |

The operating state before the display data and power save activation is held in the sleep and stand-by states, and the display data RAM can also be accessed from the MPU.

- Sleep State

This command stops all the operations of LCD display systems, and can reduce the power consumption approximate to the static current when they are not accessed from the MPU. The internal state in the sleep state is as follows:
(1) The oscillator circuit and the LCD power supply circuit are stopped.
(2) All liquid crystal drive circuit is stopped and the segment and common drivers output the VdD level.

- Stand-by State

This command stops the operation of the duty LCD display system and operates only the static drive system for indicators. Consequently the minimum current consumption required for the static drive is obtained. The internal state in the stand-by state is as follows:
(1) The LCD power supply circuit is stopped. The oscillator circuit is operated.
(2) The duty drive system liquid crystal drive circuit is stopped and the segment and common drivers output the VDD level. The static drive system is operated.

* When using external power supplies, it is recommended that the function of the external power supply circuit should be stopped at power save activation. For example, when providing each level of the liquid crystal drive voltage using a stand-alone split resistor circuit, it is recommended that the circuit which cuts off the current applied to the split resistor circuit should be added at power save activation. The SED157A series has the liquid crystal display blanking control pin $\overline{\mathrm{DOF}}$ and is set to LOW at power save activation. The function of the external power supply circuit can be stopped using the $\overline{\mathrm{DOF}}$ output.


## (21) Power Save Reset

This command resets the power save state and returns the state before power save activation.

| A |  | E | $\frac{R / \bar{W}}{\text { WR }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

## (22) n-Line Reversal Drive Register Set

This command sets the number of reversal lines of the liquid crystal drive in the register. 2 to 16 lines can be set. For details, see the Display Timing Generator Circuit of "Function Description".

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line of reversal lines |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | - |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 2 |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 3 |
|  |  |  |  |  |  |  |  |  | $\downarrow$ |  | $\downarrow$ |
|  |  |  |  |  |  |  | 1 | 1 | 1 | 0 | 15 |
|  |  |  |  |  |  |  | 1 | 1 | 1 | 1 | 16 |

## (23) n-Line Reversal Drive Reset

This command resets the $n$-line reversal alternating current drive and returns to the normal 2 -frame reversal alternating current drive system. The value of the $n$-line reversal alternating current drive register is not changed.

|  |  | $\mathbf{E}$ | $\mathrm{R} / \overline{\mathrm{W}}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | RD | WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

## (24) Built-in Oscillator Circuit ON

This command starts the operation of the built-in CR oscillator circuit. This command is valid only for the master operation (M/S=HIGH) and built-in oscillator circuit valid (CLS=HIGH).

| A |  |  | $\frac{\mathrm{R} /}{\mathrm{W}}$ |  | D7 | D | 6 | D5 |  | D4 | D3 | D2 | D1 | D | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 1 |  | 0 | 1 | 0 | 0 | 1 |  | 0 | 1 | 0 | 1 |  | 1 |

## (25) NOP

Non-OPeration

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\frac{\mathbf{R} / \overline{\mathbf{W}}}{}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

## (26) Test

IC chip test command. Do not use this command. If the test command is used incorrectly, it can be reset by setting the $\overline{\text { RES input to LOW or by using the reset command or NOP. }}$

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}} \frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |  |
|  | $*$ | Invalid bit |  |  |  |  |  |  |  |  |  |

(Note) Although the SED157A series holds the command operating state, it may change the internal state if excessive foreign noise is entered. Such action that suppresses the generation of noise and prevents the effect of noise needs to be taken on installation and systems. Besides, to prevent sudden noise, it is recommended that the operating state should periodically be refreshed.

Table 16 SED157A Series Commands

| Command | Command code |  |  |  |  |  |  |  |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 D6 D5 D4 D3 D2 D1 D0 |  |  |  |  |  |  |  |  |  |
| (1) Display ON/OFF | 0 | 1 | 0 |  |  |  |  |  |  |  | $\begin{aligned} & \hline 0 \\ & 1 \\ & \hline \end{aligned}$ |  | LCD display ON/OFF <br> 0: OFF, 1: ON |
| (2) Display Start Line Set | 0 | 1 | 0 | 0 | 1 | Di | isplay | y sta | art | addre |  |  | Sets the display start line address of the display RAM. |
| (3) Page Address Set | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  | Sets the page address of the display RAM. |
| (4) Column Address Set High-Order Bit <br> Column Address Set Low-Order Bit | 0 0 | $1$ <br> 1 | 0 0 |  | 0 <br> 0 |  | 0 | $\begin{gathered} \mathrm{Hic} \\ \mathrm{C} \\ \mathrm{ad} \\ \mathrm{LO} \\ \mathrm{C} \\ \mathrm{ad} \end{gathered}$ | igh or <br> Colum <br> addre <br> wo or <br> Colum <br> addre | $\begin{aligned} & \text { order } \\ & \text { imn } \\ & \text { ess } \\ & \text { rder } \\ & \text { imn } \\ & \text { ess } \end{aligned}$ |  |  | Sets the high-order four bits of the column address of the display RAM. <br> Sets the low-order four bits of the column address of the display RAM. |
| (5) Status Read | 0 | 0 | 1 |  | Stat | us |  | 0 | 0 | 0 | 0 |  | Reads the status information. |
| (6) Display Data Read | 1 | 1 | 0 |  |  |  | Vrite | data |  |  |  |  | Writes data on the display RAM. |
| (7) Display Data Write | 1 | 0 | 1 |  |  |  | ead | data |  |  |  |  | Reads data from the display RAM. |
| (8) ADC Select | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  | Supports the SEG output of the display RAM address. 0 : normal rotation, 1: Reversal |
| (9) Display Normal Rotation/Reversal | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  | 0 |  | LCD display normal rotation/ reversal <br> 0: normal rotation, 1: Reversal |
| (10) Display All Lighting ON/OFF | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  |  | 0 |  | Display all lighting <br> 0 : normal display, 1: All ON |
| (11) LCD Bias Set | 0 | 1 | 0 |  | 0 | 1 |  |  |  |  |  |  | Sets the LCD drive voltage bias ratio $0: 1 / 9,1: 1 / 7$ |
| (12) Read Modify Write | 0 | 1 | 0 |  | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | Increments the column address. <br> At write operation: By 1, at read: 0 |
| (13) End | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | , | 1 | 0 |  | Resets Read Modify Write. |
| (14) Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |  | Internal resetting |
| (15) Common Output State Selection | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 1 | * | * | * |  | Selects the scanning direction of the COM output. <br> 0: Normal rotation, 1: Reversal |
| (16) Power Control Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  | erati <br> state |  |  | Selects the state of the built-in power supply |
| (17) V5 Voltage Adjusting Internal Resistance Ratio Set | 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  | $\begin{aligned} & \text { sistan } \\ & \text { o sett } \end{aligned}$ |  |  | Selects the state of the built-in resistance ratio ( $\mathrm{Rb} / \mathrm{Ra}$ ). |
| (18) Electronic Control Mode Set Electronic Control Register Set |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  |  |  | 0 ectro | 0 onic | $0$ <br> lue |  |  | Sets the $\mathrm{V}_{5}$ output voltage in the electronic register. |
| (19) Static Indicator ON/OFF <br> Static Indicator <br> Register Set |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 0 0 |  |  |  |  |  |  | 0 Sta |  |  | 0 : OFF, 1: ON <br> Sets the blinking state. |
| (20) Power Save | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  | 0 1 |  | Moves to the power save state. <br> 0 : Stand-by, 1: Sleep |
| (21) Power Save Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |  | Resets power save. |
| (22) n-Line Reversal Drive Register Set | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |  | ber o <br> al Li |  |  | Sets the number of line reversal drive lines. |
| (23) n-Line Reversal Drive Reset | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  | Resets the line reversal drive. |
| (24) Built-in Oscillator Circuit ON | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | Starts the operation of the built-in CR oscillator circuit. |
| (25) NOP | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  | Non-Operation command |
| (26) Test | 0 | 1 | 0 | 1 | 1 | 1 | 1 | * | * | * |  |  | Do not use the IC chip test command. |

## Instruction Setup: Reference

## (1) Initial Setting



Notes: Reference items
*1: If external power supplies for driving LCD are used, do not supply voltage on Vout or V5 pin during the period when $\overline{\mathrm{RES}}=$ LOW. Instead, input voltage after releasing the reset state. Function Description "Reset Circuit"
*2: The contents of DDRAM are not defined even in the initial setting state after resetting. Function Description Section "Reset Circuit"
*3: Command Description Item (24) Built-in oscillator circuit ON
*4: Item (11) LCD bias set
*5: Command description Item (8) ADC select
*6: Command Description Item (15) Common output state selection
*7: Function Description Section "Display Timing Generator Circuit", Command Description Item (22) n-Line Reversal Register Set
*8: Function Description Section "Power Supply Circuit" and Command Description Item (17) V5 Voltage Adjusting Built-in Resistance ratio Set
*9: Function Description Section "Power Supply Circuit" and Command Description Item (18) Electronic Control
*10: Function Description Section "Power Supply Circuit" and Command Description Item (16) Power Control Set

## (2) Data Display



Notes: Reference items
*11: Command Description Item (2) Display Start Line Set
*12: Command Description Item (3) Page Address Set
*13: Command Description Item (4) Column Address Set
*14: The contents of DDRAM is not defined after completing initial setting. Enter data in each DDRAM to be used for display.
Command Description Item (6) Display Data Write
*15: Avoid activating the display function with entering space characters as the data if possible. Command Description Item (1) Display ON/OFF

## (3) Refresh *16



## Notes: Reference items

*16: It is recommended that the operating modes and display contents be refreshed periodically to prevent the effect of unexpected noise.
(4) Power *17


Notes: Reference items
*17: This IC is a VDD - Vss power system circuit controlling the LCD driving circuit for the VDD - V5 power system. Shutting of power with voltage remaining in the VDD - V5 power system may cause uncontrolling voltage to be output from the SEG and COM pins. Follow the Power OFF sequence.
*18: Command Description Item Power Saving
*19: When external power supplies for driving LCD are used, turn all external power supplies off before entering reset state.
Function Description Item Reset Circuit
*20: The threshold voltage of the LCD panel is about 1 [V].
When the internal power supply circuit is used, discharge time th from the start of resetting to the voltage between VDD and V5 being reduced to 1 volt depends on capacitor C 2 to be connected between V1 - V5 and VdD. Fig. 5 shows the reference values.


Fig. 20
Set up tL so that the relationship, $\mathrm{tL}_{\mathrm{L}}>\mathrm{t}_{\mathrm{H}}$, is maintained. A state of $\mathrm{t}_{\mathrm{L}}<\mathrm{t}_{\mathrm{t}}$ may cause faulty display.


Fig. 21


If command control is disabled when power is OFF, take action so that the relationship, $\mathrm{tL}>\mathrm{tH}$, is maintained by measures such as making the trailing characteristic of power (VDD - Vss) longer.

Fig. 22

## 8. ABSOLUTE MAXIMUM RATINGS

Table 17
Vss=0 V unless specified otherwise

| Item |  | Symbol | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage |  | VdD | -0.3 | to | +7.0 | V |
| Power supply voltage (2) (Based on VDD) | At triple boosting <br> At quadruple boosting | Vss2 | $\begin{aligned} & -7.0 \\ & -6.0 \\ & -4.5 \\ & \hline \end{aligned}$ | to to to | $\begin{aligned} & +0.3 \\ & +0.3 \\ & +0.3 \\ & \hline \end{aligned}$ |  |
| Power supply voltage (3) (Based on VDD) |  | $\mathrm{V}_{5}$, Vout | -22.0 | to | +0.3 |  |
| Power supply voltage (4) (Based on VDD) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | V5 | to | +0.3 |  |
| Input voltage |  | Vin | -0.3 | to | VdD+0.3 |  |
| Output voltage |  | Vo | -0.3 | to | VdD+0.3 |  |
| Operating temperature |  | Topr | -40 | to | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | Tstr | -55 | to | +100 |  |
|  | Bare chip |  | -55 | to | +125 |  |



System (MPU) side


SED157A side

Fig. 23
(Notes) 1. The values of the Vss2, V 1 to V5, and Vout voltages are based on Vdd $=0 \mathrm{~V}$.
2. The $V_{1}, V_{2}, V_{3}$, and $V_{4}$ voltages must always satisfy the condition of $V_{D D} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{5}$.
3. Insure that voltage levels Vss2 and Vout are always such that the relationship of VDD $\geq$ Vss $\geq$ Vss $2 \geq$ Vout is maintained.
4. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

## 9. DC CHARACTERISTICS

Table 18
VSS $=0 \mathrm{~V}, \mathrm{VDD}=3.0 \mathrm{~V} \pm 10 \%$, and $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item |  | Symbol | Condition |  | Specification value |  |  | Unit | $\begin{array}{\|c} \text { Applicable } \\ \text { pin } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Operating voltage <br> (1) | Recommended operation Operable |  | $\begin{aligned} & \text { VDD } \\ & \text { VDD } \end{aligned}$ |  |  | $\begin{aligned} & \hline 2.7 \\ & 1.8 \end{aligned}$ | - - | 3.3 5.5 | V | $\begin{aligned} & \text { VDD *1 } \\ & \text { VDD *1 } \end{aligned}$ |
| Operating voltage (2) | Recommended operation Operable | $\begin{aligned} & \hline \text { Vss2 } \\ & \text { Vss2 } \end{aligned}$ | (Based on VDD) (Based on VDD) |  | $\begin{aligned} & -3.3 \\ & -6.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \hline-2.7 \\ & -1.8 \end{aligned}$ |  | $\begin{aligned} & \hline \text { Vss2 } \\ & \text { Vss2 } \end{aligned}$ |
| Operating voltage (3) | Operable <br> Operable <br> Operable | $\begin{gathered} V_{5} \\ V_{1}, V_{2} \\ V_{3}, V_{4} \end{gathered}$ | $\begin{aligned} & \hline \text { (Based on VDD) } \\ & \text { (Based on VDD) } \\ & \text { (Based on VDD) } \end{aligned}$ |  | $\begin{gathered} \hline-18.0 \\ 0.4 \times \mathrm{V}_{5} \\ \mathrm{~V}_{5} \\ \hline \end{gathered}$ | - | $\begin{gathered} -4.5 \\ \text { VDD } \\ 0.6 \times V_{5} \end{gathered}$ |  | $\begin{aligned} & V_{5}{ }^{*} 2 \\ & V_{1}, V_{2} \\ & V_{3}, V_{4} \end{aligned}$ |
| High level Low level inpu | input voltage input voltage | VIHC VILC |  |  | $\begin{gathered} 0.8 \times V D D \\ V S S \end{gathered}$ | - | $\begin{gathered} \hline \text { VDD } \\ 0.2 \times \operatorname{VDD} \end{gathered}$ |  | $\begin{aligned} & * 3 \\ & * 3 \\ & * \end{aligned}$ |
| High level Low level out | output voltage output voltage | Vohc Volc | $\begin{aligned} & \mathrm{lOH}=-0.5 \mathrm{~mA} \\ & \mathrm{loL}=0.5 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 0.8 \times V D D \\ V s s \end{gathered}$ | - | $\begin{gathered} \hline \text { VDD } \\ 0.2 \times \mathrm{VDD} \end{gathered}$ |  | $\begin{aligned} & \hline \text { *4 } \\ & \text { *4 } \end{aligned}$ |
| Input leak Output leak | current current | $\begin{aligned} & \hline \text { ILI } \\ & \text { ILO } \end{aligned}$ | VIN=VDD or Vss |  | $\begin{aligned} & \hline-1.0 \\ & -3.0 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 3.0 \end{aligned}$ | $\mu \mathrm{A}$ | $\begin{aligned} & * 5 \\ & * 6 \\ & { }^{*} \end{aligned}$ |
| Liquid crys On resis | tal driver stance | Ron | $\begin{aligned} & \hline \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Based on Vod) } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{5}=-14.0 \mathrm{~V} \\ & \mathrm{~V}_{5}=-8.0 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & 2.0 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 5.4 \end{aligned}$ | $\mathrm{K} \Omega$ | $\begin{gathered} \text { SEGn } \\ \text { COMn *7 } \end{gathered}$ |
| Static curre Output leak | nt consumption current | $\begin{gathered} \hline \text { ISSQ } \\ \text { I5Q } \end{gathered}$ | $\mathrm{V}_{5}=-18.0 \mathrm{~V}$ (Base | d on VdD) | - | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | $\begin{gathered} 5 \\ 15 \end{gathered}$ | $\mu \mathrm{A}$ | $\begin{gathered} \hline \text { Vss, Vss2 } \\ V_{5} \end{gathered}$ |
| Input pin cap | apacity | Cin | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MH}$ |  | - | 5.0 | 8.0 | pF |  |
| Oscillating frequency | Built-in oscillation External input | fosc <br> fCL | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 18 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 22 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 26 \\ & 6.5 \end{aligned}$ | kHz | $\begin{gathered} * 8 \\ \text { CL *8 } \end{gathered}$ |

Table 19

| Item |  | Symbol | Condition |  | Specification value |  |  | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ. | Max. |  |  |
| Built-in power supply circuit | Input voltage |  | Vss2 | At triple b |  | -6.0 | - | -1.8 | V | Vss2 |
|  |  | Vss2 | At quadru (Based on | sting | -5.0 | - | -1.8 |  | Vss2 |
|  | Boosting output voltage | Vout | (Based on |  | -20.0 | - | - |  | Vout |
|  | Voltage adjusting circuit operating voltage | Vout | (Based on |  | -20.0 | - | -6.0 |  | Vout |
|  | V/F circuit operating voltage | V5 | (Based on |  | -18.0 | - | -4.5 |  | V5 *9 |
|  | Reference voltage | Vrego | $\mathrm{Ta}=25^{\circ} \mathrm{C}$, | -0.05\%/ ${ }^{\circ} \mathrm{C}$ | -2.04 | -2.10 | -2.16 |  | *10 |

Dynamic current consumption value (1) During display operation and built-in power supply OFF
Current values dissipated by the whole IC when the external power supply is used
Table 20 Display All White
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| SED157ADob/Dbв | IDD <br> (1) | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{V} D \mathrm{D}=-11.0 \mathrm{~V}$ | - | 25 | 42 | $\mu \mathrm{A}$ | *11 |
|  |  | VDD=3.0V, V5-VDD=-11.0V | - | 25 | 42 |  |  |

Table 21 Display Checker Pattern
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| SED157ADob/Dbв | $\begin{aligned} & \hline \text { IDD } \\ & \text { (1) } \end{aligned}$ | VDD $=5.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 38 | 64 | $\mu \mathrm{A}$ | *11 |
|  |  | VDD $=3.0 \mathrm{~V}, \mathrm{~V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | - | 38 | 64 |  |  |

Dynamic current consumption value (2) During display operation and built-in power supply ON
Current values dissipated by the whole IC containing the built-in power supply circuit
Table 22 Display All White
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED157A <br> Dob/Dbb | IDD <br> (2) | VDD=5.0V, Triple boosting V5-VDD=-11.0V | Normal mode | - | 92 | 154 | $\mu \mathrm{A}$ | *12 |
|  |  |  | High power mode | - | 242 | 405 |  |  |
|  |  | VDD=3.0V, Quadruple boosting V5-VDD=-11.0V | Normal mode | - | 129 | 216 |  |  |
|  |  |  | High power mode | - | 310 | 518 |  |  |
| SED157ADAB |  | VDD=5.0V, Triple boosting V5-VDD=-11.0V | Normal mode | - | 135 | 225 |  |  |
|  |  |  | High power mode | - | 288 | 480 |  |  |
|  |  | VDD=3.0V, Quadruple boosting $\mathrm{V}_{5}-\mathrm{V} \mathrm{DD}=-11.0 \mathrm{~V}$ | Normal mode | - | 176 | 294 |  |  |
|  |  |  | High power mode | - | 363 | 605 |  |  |

Table 23 Display Checker Pattern
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition |  | Specification value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| SED157A | IDD <br> (2) | VDD=5.0V, Triple boosting V5-VDD=-11.0V | Normal mode | - | 132 | 221 | $\mu \mathrm{A}$ | *12 |
| Dob/Dbb |  |  | High power mode | - | 280 | 468 |  |  |
|  |  | VDD=3.0V, Quadruple boosting V5-VDD=-11.0V | Normal mode | - | 167 | 279 |  |  |
|  |  |  | High power mode | - | 350 | 585 |  |  |
| SED157ADAB |  | VDD=5.0V, Triple boosting $\mathrm{V}_{5}-\mathrm{V}$ DD=-11.0V | Normal mode | - | 178 | 297 |  |  |
|  |  |  | High power mode | - | 330 | 550 |  |  |
|  |  | VDD=3.0V, Quadruple boosting $\mathrm{V}_{5}-\mathrm{VDD}=-11.0 \mathrm{~V}$ | Normal mode | - | 220 | 367 |  |  |
|  |  |  | High power mode | - | 406 | 677 |  |  |

Current consumption at power save Vss $=0 \mathrm{~V}$ and VDD $=3.0 \mathrm{~V} \pm 10 \%$
Table 24
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Specification value |  |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Sleep state | IDDS1 |  | - | 0.01 | 5 | $\mu \mathrm{~A}$ |  |
| Stand-by state | IDDS2 |  | - | 4 | 8 |  |  |

[*: see Page 49.]
[Reference data 1]

- Dynamic current consumption (1) External power supply used and LCD being displayed


Fig. 24
[Reference data 2]

- Dynamic current consumption (2) Built-in power supply used and LCD being displayed


Fig. 25
[Reference data 3]

- Dynamic current consumption (3) During access


Fig. 26
[Reference data 4]


Vss and V5 system operating voltage ranges

Remarks: *2

Indicates the current consumption when the checker pattern is always written at fCYC.
Only IDD (1) when not accessed
Condition: Built-in power supply OFF and external power supply used

VDD - Vss $=3.0 \mathrm{~V}$,
V5 - VDD $=-11.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

Fig. 27

Relationships between the oscillating frequency fosc, display clock frequency fcL, and liquid crystal frame frequency ffr

Table 25

| Item | fCL | fFR |
| :--- | :---: | :---: |
| When built-in oscillator <br> circuit used | $\frac{\text { fosC }}{4}$ | $\frac{\text { fosC }}{4^{*} 65}$ |
| When built-in oscillator <br> circuit not used | External input (fCL) | $\frac{\text { fCL }}{65}$ |

(fFR indicates the alternating current cycle of the liquid crystal and does not indicate that of the FR signal.)
[Reference items marked by *]
*1 The wide operating voltage range is not warranted. However, when there is a sudden voltage change during MPU access, it cannot be warranted.
*2 For the VDD and V5 operating voltage ranges, see Fig. 27. These ranges are applied when using the external power supply.
*3 A0, D0 to D5, D6 (SCL), D7 (SI), RD (E), WR (R/W), CS1, CS2, CLS, CL, FR, M/S, C86, P/S, DOF, $\overline{\mathrm{RES}}$, IRS and HPM pins
*4 D0 to D7, FR, FRS, DOF and CL pins
*5 A0, $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}$ (R/W), $\overline{\mathrm{CS} 1}, \mathrm{CS} 2, \mathrm{CLS}, \mathrm{M} / \mathrm{S}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}, \overline{\mathrm{RES}}$, IRS and $\overline{\mathrm{HPM}}$ pins
*6 Applied when D0 to D5, D6 (SCL), D7 (SI), CL, FR, and DOF pins are in the high impedance state
*7 Resistance value when the 0.1 V voltage is applied between the output pin SEGn or COMn and power supply pins ( $V_{1}, V_{2}, V_{3}$, and $V_{4}$ ). Specified within the range of operating voltage (3)
RoN $=0.1 \mathrm{~V} / \Delta \mathrm{I}(\Delta \mathrm{I}$ indicates the current applied when 0.1 V is applied between the power ON .)
*8 For the relationship between the oscillating frequency and frame frequency. The specification value of the external input item is a recommended value.
*9 The V5 voltage adjusting circuit is adjusted within the voltage follower operating voltage range.
*10 This is the internal voltage reference supply for the V5 voltage regulator circuit. The thermal slope VREG of the SED157A Series is about $-0.05 \% /{ }^{\circ} \mathrm{C}$.
*11 and *12 Indicate the current dissipated by a single IC at built-in oscillator circuit used, 1/9 bias, and display ON.
Does not include the current due to the LCD panel capacity and wireing capacity.
Applicable only when there is no access from the MPU.
*12 When the V5 voltage adjusting built-in resistor is used

## 10. TIMING CHARACTERISTICS

System bus read/write characteristics 1 ( 80 series MPU)


Fig. 28

* 1 is set when $\overline{\mathrm{CS}}$ is LOW and access is made with $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$.
*2 is used when $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ are LOW and accessed with $\overline{\mathrm{CS}}$.

Table 26
[VDD=4.5V to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time | A0 | tAH8 |  | 0 | - | ns |
| Address setup time |  | taw |  | 0 | - |  |
| System cycle time | A0 | tcyc8 |  | 333 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{WR}})$ | $\overline{\text { WR }}$ | tcclw |  | 30 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{RD}}$ ) | RD | tcclr |  | 70 | - |  |
| Control HIGH pulse width (WR) | WR | tcchw |  | 30 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcchr |  | 30 | - |  |
| Data setup time | D0 to D7 | tDS8 |  | 30 | - |  |
| Data hold time |  | tDH8 |  | 10 | - |  |
| $\overline{\mathrm{RD}}$ access time |  | taCC8 | CL=100pF | - | 70 |  |
| Output disable time |  | tOH8 |  | 5 | 50 |  |

Table 27
[VDD=2.7V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time Address setup time | A0 | tAH8 <br> taW8 |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | ns |
| System cycle time | A0 | tcyc8 |  | 500 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{WR}})$ | $\overline{\mathrm{WR}}$ | tcCLW |  | 60 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcclr |  | 120 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{WR}})$ | WR | tcchw |  | 60 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcchr |  | 60 | - |  |
| Data setup time | D0 to D7 | tDS8 |  | 40 | - |  |
| Data hold time |  | tDH8 |  | 15 | - |  |
| $\overline{\mathrm{RD}}$ access time |  | taCC8 | CL=100pF | - | 140 |  |
| Output disable time |  | tон8 |  | 10 | 100 |  |

Table 28
[VDD=1.8V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Address hold time Address setup time | A0 | tAH8 tAW8 |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | ns |
| System cycle time | A0 | tcyc8 |  | 1000 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{WR}})$ | WR | tcclw |  | 120 | - |  |
| Control LOW pulse width ( $\overline{\mathrm{RD}}$ ) | $\overline{\mathrm{RD}}$ | tcclr |  | 240 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{WR}})$ | WR | tcchw |  | 120 | - |  |
| Control HIGH pulse width ( $\overline{\mathrm{RD}}$ ) | RD | tcchr |  | 120 | - |  |
| Data setup time | D0 to D7 | tDS8 |  | 80 | - |  |
| Data hold time |  | tDH8 |  | 30 | - |  |
| $\overline{\mathrm{RD}}$ access time |  | taccs | CL=100pF | - | 280 |  |
| Output disable time |  | tон8 |  | 10 | 200 |  |

*1. This is the case of accessing by $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ when $\overline{\mathrm{CS1}}=$ LOW.
*2. This is the case of accessing by $\overline{\mathrm{CS} 1}$ when $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}=$ LOW.
*3 The rise and fall times ( t and tf ) of the input signal are specified for less than 15 ns . When using the system cycle time at high speed, they are specified for $(\mathrm{tr}+\mathrm{tf}) \leq(\mathrm{tCYC8}-\mathrm{tCCLW}-\mathrm{tCCHW})$ or $(\mathrm{tr}+\mathrm{tt}) \leq$ (tCYC8-tCCLR-tCCHR).
*4 All timings are specified based on the 20 and $80 \%$ of VDD.
*5 tCCLW and tCcLR are specified for the overlap period when $\overline{\mathrm{CS}}$ is at LOW (CS2 $=$ HIGH) level and $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ are at the LOW level.

System bus read/write characteristics 2 ( 68 series MPU)


Fig. 29

* 1 is set when $\overline{\mathrm{CS}}$ is LOW and access is made with E .
*2 is used when E is HIGH and access is made with $\overline{\mathrm{CS}}$.
Table 29
[VDD=4.5V to 5.5 V , $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | tAH6 |  | 0 | - | ns |
|  |  |  | taw6 |  | 0 | - |  |  |
| System cycle time <br> Data setup time <br> Data hold time |  |  | tcyc6 |  | 333 | - |  |  |
|  |  | D0 to D7 | $\begin{aligned} & \text { tDS6 } \\ & \text { tDH6 } \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | - |  |  |
| Access time |  |  | tacce | CL= 100pF | - | 70 |  |  |
| Output disable time |  |  | tон6 |  | 10 | 50 |  |  |
| Enable HIGH pulse width | Read Write | E | tEWHR tEWHW |  | $\begin{aligned} & 70 \\ & 30 \end{aligned}$ | - |  |  |
| Enable LOW pulse width | Read Write | E | tEWLR tEWLW |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | - |  |  |

Table 30
[VDD=2.7V to 4.5 V , $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | taH6 |  | 0 | - | ns |
|  |  |  | taw6 |  | 0 | - |  |  |
| System cycle time |  |  | tcyc6 |  | 500 | - |  |  |
| Data setup time Data hold time |  | D0 to D7 | tDS6 |  | 40 | - |  |  |
|  |  | tDH6 |  | 15 | - |  |  |
| Access time Output disable time |  |  | tACC6 | CL=100pF | - | 140 |  |  |
|  |  | tон6 |  | 10 | 100 |  |  |
| Enable HIGH pulse width | Read Write |  | E | tEWHR tEWHW |  | $\begin{gathered} 120 \\ 60 \end{gathered}$ | - |  |
| Enable LOW pulse | Read |  | E | tewLR |  | 60 | - |  |
| width | Write |  | tEWLW |  | 60 | - |  |  |

Table 31
[VDD $=1.8 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Specification value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Max. |  |
| Address hold time Address setup time |  |  | A0 | tAH6 |  | 0 | - | ns |
|  |  |  | taw6 |  | 0 | - |  |  |
| System cycle time |  |  | tcyc6 |  | 1000 | - |  |  |
| Data setup time Data hold time |  | D0 to D7 | tDS6 |  | 80 | - |  |  |
|  |  | tDH6 |  | 30 | - |  |  |
| Access time Output disable time |  |  | tacc6 | CL=100pF | - | 280 |  |  |
|  |  | tон6 |  | 10 | 200 |  |  |
| Enable HIGH pulse | Read |  | E | tEWHR |  | 240 | - |  |
| width | Write |  |  | tewhw |  | 120 | - |  |
| Enable LOW pulse width | Read Write | E | tEWLR tEWLW |  | $\begin{aligned} & \hline 120 \\ & 120 \\ & \hline \end{aligned}$ | - |  |  |

*1 This is the case of accessing by E when $\overline{\mathrm{CS} 1}=$ LOW.
*2 This is the case of accessing by CS1 when $\mathrm{E}=\mathrm{HIGH}$.
*3 The rise and fall times ( t and tf ) of the input signal are specified for less than 15 ns . When using the system cycle time at high speed, they are specified for $(\mathrm{t}+\mathrm{t} \mathrm{t}) \leq(\mathrm{t}$ CYC $6-\mathrm{tEWLW}-\mathrm{tEWHW})$ or $(\mathrm{tr}+\mathrm{tr}) \leq(\mathrm{t}$ CYC6-tEWLR-tEWHR).
*4 All timings are specified based on the 20 and $80 \%$ of VDD.
*5 tewLw and tewlr are specified for the overlap period when CS1 is at LOW (CS2 $=\mathrm{HIGH})$ level and E is at the HIGH level.

## Serial interface



Fig. 30
Table 32
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Serial clock cycle | SCL | tSCYC |  | 200 | - | ns |
| SCL HIGH pulse width |  | tSHW |  | 75 | - |  |
| SCL LOW pulse width |  | tSLW |  | 75 | - |  |
| Address setup time | A0 | tSAS |  | 50 | - |  |
| Address hold time |  | tSAH |  | 100 | - |  |
| Data setup time | SI | tSDS |  | 50 | - |  |
| Data hold time |  | tSDH |  | 50 | - |  |
| CS-SCL time | CS | tCSS |  | 100 | - |  |
|  |  | tCSH |  | 100 | - |  |

Table 33
[VDD=2.7V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. |  |  |
| Serial clock cycle | SCL | tSCYC |  | 250 | - | ns |
| SCL HIGH pulse width |  | tSHW |  | 100 | - |  |
| SCL LOW pulse width |  | tsLw |  | 100 | - |  |
| Address setup time | AO | tSAS |  | 150 | - |  |
| Address hold time |  | tSAH |  | 150 | - |  |
| Data setup time | SI | tSDS |  | 100 | - |  |
| Data hold time |  | tSDH |  | 100 | - |  |
| CS-SCL time | CS | tCSS |  | 150 | - |  |
|  |  | tCSH |  | 150 | - |  |

Table 34
[VDD=1.8V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 400 | Max. |  |
| Serial clock cycle |  |  | ns |  |  |  |
| SCL HIGH pulse width |  | tSHW |  | 150 | - |  |
| SCL LOW pulse width |  | tSLW |  | 150 | - |  |
| Address setup time | AO | tSAS |  | 250 | - |  |
| Address hold time |  | tSAH |  | 250 | - |  |
| Data setup time | SI | tSDS |  | 150 | - |  |
| Data hold time |  | tSDH |  | 150 | - |  |
| CS-SCL time | CS | tCSS |  | 250 | - |  |
|  |  | tCSH |  | 250 | - |  |

*1 The rise and fall times ( tr and tf ) of the input signal are specified for less than 15 ns .
*2 All timings are specified based on the 20 and $80 \%$ of VdD.

## Display control output timing



Fig. 31

## Table 35

[VDD=4.5V to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. |  |  |
| FR delay time | FR | tDFR | CL=50pF | - | 10 | 40 | ns |
| SYNC delay time | SYNC | tDSNC | CL=50pF | - | 10 | 40 | ns |

Table 36
[VDD=2.7V to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | CL=50pF | - | 20 | 80 | ns |
| SYNC delay time | SYNC | tDSNC | CL=50pF | - | 20 | 80 | ns |

Table 37
[VDD $=1.8 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| FR delay time | FR | tDFR | $C L=50 \mathrm{pF}$ | - | 50 | 200 | ns |
| SYNC delay time | SYNC | tDSNC | $\mathrm{CL}=50 \mathrm{pF}$ | - | 50 | 200 | ns |

*1 Valid only when the master mode is selected.
*2 All timings are specified based on the 20 and $80 \%$ of VdD.
*3 Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

## Reset input timing



Fig. 32
Table 38
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 0.5 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | trw |  | 0.5 | - | - |  |

Table 39
[VDD $=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Specification value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1 | $\mu \mathrm{s}$ |
| Reset LOW pulse width | RES | tRW |  | 1 | - | - |  |

Table 40
[VDD=1.8V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  |  |  | Specification value |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal | Symbol | Condition | Min. | Typ. | Max. |  |
| Reset time |  | tR |  | - | - | 1.5 | $\mu \mathrm{~s}$ |
| Reset LOW pulse width | $\overline{R E S}$ | tRW |  | 1.5 | - | - |  |

*1 All timings are specified based on the 20 and $80 \%$ of VdD.

## 11. MICROPROCESSOR (MPU) INTERFACE: REFERENCE

The SED157A series can directly be connected to the 80 system MPU and 68 series MUP. It can also be operated with a fewer signal lines by using the serial interface.
The SED157A series is used for the multiple chip configuration to expand the display area. In this case, it can select the ICs that are accessed individually using the Chip Select signal.
After the initialization using the $\overline{\text { RES }}$ pin, the respective input pins of the SED157A series need to be controlled normally.

## 80 series MPU



Fig. 33-1

## 68 series MPU



Fig. 33-2

## Serial interface



Fig. 33-3

## 12. CONNECTION BETWEEN LCD DRIVERS: REFERENCE

The SED157A series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (SED157A ${ }_{* * *} / \mathrm{SED} 157 \mathrm{~A}^{*}{ }_{* *}$ ) for the master/slave.

SED157A (master) $\leftrightarrow$ SED157A (slave)


Fig. 34

## 13. LCD PANEL WIRING: REFERENCE

The SED157A series is used for the multiple chip configuration to easily expand the liquid crystal display area. Use the same device (SED157A $*_{* *} / \mathrm{SED} 157 \mathrm{~A}^{*} * *$ ) for the multiple chip configuration.

1-chip configuration


Fig. 35-1

## 2-chip configuration



Fig. 35-2
14. TCP PIN LAYOUT

## Reference



Note) This TCP pin layout does not specify the TCP dimensions.
15. TCP DIMENSIONS


## 16. TEMPERATURE SENSOR CIRCUIT

Both the SED157A*A* and SED157A*B* have built-in temperature sensor circuits with analog voltage output terminals having a temperature gradient of $11.4 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ (Typ.). By controlling the liquid crystal drive voltage at V5 by inputting an electric volume register value corresponding to the temperature sensor output value from the MPU enables liquid crystal to display appropriate light and shade over a wide range of temperatures.
Build a system to compensate for variations in the output voltage by feeding back the output voltage value sampled at a constant temperature to the MPU and store it as the standard voltage in order to achieve higher control of the liquid crystal drive voltage.

## 1. Terminal description

*Terminals related to the temperature sensor circuit are allocated to TEST 1 and 2, and are named VSEN1 for TEST1 and SVS1 for TEST2. Use the temperature sensor as indicated in the table below. When not in use, fix each terminal at HIGH.

| Pin name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| SVS1 | Power | Power terminal of the temperature sensor. Apply compulsory <br> operation voltage to VDD. | 1 |
| VSEN1 | O | Analog voltage output terminal of temperature sensor. Monitor <br> the output voltage to VDD. | 1 |

## 2. Electrical characteristics

| Item | Symbol | Condition | Specification value |  |  | Unit | Applicable PIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Operating voltage | SVS | (VDD standard) | -5.5 | -5.0 | -4.5 | V | SVS1 |
| Output voltage | Vsen | (VDD standard) $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ (VDD standard) $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (VdD standard) $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | $\begin{aligned} & -4.35 \\ & -3.48 \\ & -2.92 \end{aligned}$ | $\begin{aligned} & -3.62 \\ & -2.88 \\ & -2.20 \end{aligned}$ | $\begin{aligned} & -2.89 \\ & -2.28 \\ & -1.47 \end{aligned}$ | V | Vsen1 |
| Output voltage temperature gradient | VGRA | ${ }^{*} 1$ | 9.4 | 11.4 | 13.4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | Vsen1 |
| Output voltage linearity | $\Delta \mathrm{VL}$ | *2 | -1.5 | - | 1.5 | \% | Vsen1 |
| Output voltage setup time | tsen | *3 | 100 | - | - | mS | Vsen1 |
| Operating current | Isen | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 40 | 150 | $\mu \mathrm{A}$ | SVS1 |

*Notes:
*1: Slope of approximate line of Typ. output voltage.
*2: Maximum deviation of output voltage curve and approximate line.
When the output voltage difference between $-40^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$ is $\Delta$ VSEN, the difference between the approximate line and the output voltage value is $\triangle \mathrm{DIFF}$ and the maximum value is $\triangle \mathrm{DIFF}$ (Max.), output voltage linearity $\Delta \mathrm{V} \mathrm{L}$ will be expressed using the following formula:

$$
\Delta V L=\frac{\Delta D I F F(\text { Max. })}{\Delta V S E N} \times 100
$$


*3: Waiting time until monitoring is enabled with stable output voltage after applying power voltage SVS to terminal SVS1. The output voltage needs to be sampled after a longer than standard waiting time.

## Output voltage characteristics



## 3. Output terminal load

Load capacity CL of VSEN output terminal VSEN1 should be under 100 pF and load resistance RL higher than $1 \mathrm{M} \Omega$.
Be careful not to build a current path between Vss in order to obtain an accurate output voltage value.


## 12. SED15A6 Series

Rev. 1.0

## Contents

1. DESCRIPTION ..... 12-1
2. FEATURES ..... 12-1
3. BLOCK DIAGRAM ..... 12-2
4. PIN DIMENSIONS ..... 12-3
5. PIN DESCRIPTION ..... 12-6
6. FUNCTIONAL DESCRIPTION ..... 12-9
7. COMMANDS ..... 12-25
8. AN EXAMPLE OF FUNCTION SETUP USING COMMANDS ..... 12-33
9. ABSOLUTE MAXIMUM RATING ..... 12-37
10. DC CHARACTERISTICS ..... 12-38
11. AC CHARACTERISTICS ..... 12-44
12. MPU INTERFACE (EXAMPLES) ..... 12-49

## 1. DESCRIPTION

The SED15A6 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.
The use of the on-chip DDRAM of $65 \times 102$ bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.
The SED15A6 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.
And the SED15A6 does not need smoothing capacitor on the LCD power supply.
Consequently, the SED15A6 series can be realize a high-performance handy display system with a minimum current consumption and the fewest components.

## 2. FEATURES

- Direct display of RAM data through the display data RAM.
- RAM bit data : " 1 " Non-illuminated
" 0 " Illuminated (during normal display)
- RAM capacity
$65 \times 102=6630$ bits
- Display driver circuits

SED15A6*** : 55 common output and 102 segment outputs

- High-speed 8-bit MPU interface(The chip can be connected directly to the 8080 series MPUs and the 6800 series MPUs)
- High-speed Serial interface are supported.
- Abundant command functions

Display data Read/Write, display ON/OFF, Normal/ Reverse display mode, page address set, display start line set, column address set, display all points ON/OFF, LCD bias set, electronic
volume, read/modify/write, segment driver direction select, power saver, common driver
direction select, Vo voltage regulation internal resistor ratio set.

- Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit(with Boost ratios of Double/Triple/ Quad, where the step-up voltage reference power supply can be input externally)

- High-accuracy voltage adjustment circuit (Thermal gradient $-0.1 \% /{ }^{\circ} \mathrm{C}$ )
- Vo voltage divider resistors equipped internally,
$\mathrm{V}_{1}$ to $\mathrm{V}_{4}$ voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- Component that can be omitted (you may omit the smoothing capacitor on the voltage follower).
- CR oscillator circuit equipped internally(external clock can also be input)
- Extremely low power consumption

Operating power when the built-in power supply is used(an example)
SED15A6Dob $(79 \mu \mathrm{~A})$
Condition : VDD-VSS $=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}-\mathrm{V}_{\text {SS }}=3.3 \mathrm{~V}, \mathrm{~V}_{0}-$ Vss $=9.0 \mathrm{~V}$, triple boosting, all white is displayed, $\mathrm{Ta}=25^{\circ} \mathrm{C}$

- Power supply

Operable on the low 1.8 voltage
Logic power supply: VDD-Vss $=1.8 \mathrm{~V}$ to 3.6 V
Boost reference voltage : VDD2-Vss $=1.8 \mathrm{~V}$ to 5.0 V
Liquid crystal drive power supply : Vo-Vss $=4.5 \mathrm{~V}$

$$
\text { to } 9.0 \mathrm{~V}
$$

- Wide range of operating temperatures : -40 to $+85^{\circ} \mathrm{C}$
- CMOS process
- Shipping forms include bare chip and TCP.
- There chip not designed for resistance to light or resistance to radiation.


## Series Specifications

| Product <br> Name | Duty | Bias | SEG Dr | COM Dr | VREG Temperature <br> Gradient | Power supply specification | Shipping <br> Forms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6DoB | $1 / 55$ | $1 / 6,1 / 8$ | 102 | 55 | $-0.1 \% /{ }^{\circ} \mathrm{C}$ | Built-in power supply is only used | Bare Chip |
| ${ }^{*}$ SED15A6D 1 B | $1 / 55$ | $1 / 6,1 / 8$ | 102 | 55 | $-0.1 \% /{ }^{\circ} \mathrm{C}$ | Vo or Vout External supply voltage follower is used | Bare Chip |
| ${ }^{*}$ SED15A6D 2 B | $1 / 55$ | $1 / 6,1 / 8$ | 102 | 55 | $-0.1 \% /{ }^{\circ} \mathrm{C}$ | External power supply is only used | Bare Chip |
| ${ }^{*}$ SED15A6T $0^{*}$ | $1 / 55$ | $1 / 6,1 / 8$ | 102 | 55 | $-0.1 \% /{ }^{\circ} \mathrm{C}$ |  | TCP |

* : Being planned


## 3. BLOCK DIAGRAM



## 4. PIN DIMENSIONS



|  | Size | Unit |
| :---: | :---: | :---: |
|  | X Y |  |
| Chip Size | $9.93 \times 2.15$ | mm |
| Chip Thickness | 0.625 | mm |
| Bump Pitch | 70 (Min.) | $\mu \mathrm{m}$ |
| Bump Size PAD No. 1 to 73 | $85 \times 85$ | $\mu \mathrm{m}$ |
| PAD No. 74 | $85 \times 74$ | $\mu \mathrm{m}$ |
| PAD No. 75 to 99 | $85 \times 45$ | $\mu \mathrm{m}$ |
| PAD No. 100 | $85 \times 74$ | $\mu \mathrm{m}$ |
| PAD No. 101 to 220 | $52 \times 85$ | $\mu \mathrm{m}$ |
| PAD No. 221 | $85 \times 74$ | $\mu \mathrm{m}$ |
| PAD No. 222 to 246 | $85 \times 45$ | $\mu \mathrm{m}$ |
| PAD No. 247 | $85 \times 74$ | $\mu \mathrm{m}$ |
| Bump Height | 17 (Typ.) | $\mu \mathrm{m}$ |

## SED15A6*** Pad Center Coordinates

Units: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4570 | 921 |
| 2 | TEST0 | 4449 |  |
| 3 | TEST1 | 4300 |  |
| 4 | Vss | 4151 |  |
| 5 | TEST2 | 4030 |  |
| 6 | TEST3 | 3910 |  |
| 7 | RES | 3789 |  |
| 8 | $\overline{\mathrm{CS}}$ | 3668 |  |
| 9 | Vss | 3547 |  |
| 10 | $\overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ | 3427 |  |
| 11 | $\overline{\mathrm{RD}}$ (E) | 3306 |  |
| 12 | Vdd | 3185 |  |
| 13 | CL | 3065 |  |
| 14 | A0 | 2944 |  |
| 15 | D7(SI) | 2823 |  |
| 16 | D6(SCL) | 2703 |  |
| 17 | D5 | 2582 |  |
| 18 | D4 | 2461 |  |
| 19 | D3 | 2340 |  |
| 20 | D2 | 2220 |  |
| 21 | D1 | 2099 |  |
| 22 | D0 | 1978 |  |
| 23 | Vdd | 1858 |  |
| 24 | Vdd | 1737 |  |
| 25 | Vdd | 1616 |  |
| 26 | Vdd2 | 1496 |  |
| 27 | VDD2 | 1375 |  |
| 28 | Vdd2 | 1254 |  |
| 29 | Vdd | 1133 |  |
| 30 | P/S | 1013 |  |
| 31 | C86 | 892 |  |
| 32 | Vss | 771 |  |
| 33 | TEST4 | 651 |  |
| 34 | TEST5 | 474 |  |
| 35 | TEST6 | 297 |  |
| 36 | Vss | 120 |  |
| 37 | Vss | 0 |  |
| 38 | Vss | -121 |  |
| 39 | TEST7 | -298 |  |
| 40 | TEST8 | -475 |  |
| 41 | TEST9 | -652 |  |
| 42 | TEST10 | -828 |  |
| 43 | Vout | -949 |  |
| 44 | Vout | -1070 |  |
| 45 | Vout | -1190 |  |
| 46 | Vss | -1311 |  |
| 47 | VR | -1432 |  |
| 48 | Vo | -1553 |  |
| 49 | $\mathrm{V}_{1}$ | -1673 |  |
| 50 | $V_{2}$ | -1794 | $\checkmark$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | $V_{3}$ | -1915 | 921 |
| 52 | $V_{4}$ | -2035 |  |
| 53 | CAP2+ | -2156 |  |
| 54 | CAP2+ | -2277 |  |
| 55 | (NC) | -2397 |  |
| 56 | (NC) | -2518 |  |
| 57 | (NC) | -2639 |  |
| 58 | (NC) | -2760 |  |
| 59 | (NC) | -2880 |  |
| 60 | CAP2- | -3001 |  |
| 61 | CAP2- | -3122 |  |
| 62 | (NC) | -3242 |  |
| 63 | (NC) | -3363 |  |
| 64 | (NC) | -3484 |  |
| 65 | (NC) | -3604 |  |
| 66 | CAP1+ | -3725 |  |
| 67 | CAP1+ | -3864 |  |
| 68 | CAP1- | -3967 |  |
| 69 | CAP1- | -4087 |  |
| 70 | CAP3+ | -4208 |  |
| 71 | CAP3+ | -4329 |  |
| 72 | Vout | -4449 |  |
| 73 | (NC) | -4570 | $\checkmark$ |
| 74 | (NC) | -4808 | 926 |
| 75 | COMS |  | 842 |
| 76 | COM26 |  | 771 |
| 77 | COM25 |  | 701 |
| 78 | COM24 |  | 631 |
| 79 | COM23 |  | 561 |
| 80 | COM22 |  | 491 |
| 81 | COM21 |  | 421 |
| 82 | COM20 |  | 351 |
| 83 | COM19 |  | 281 |
| 84 | COM18 |  | 210 |
| 85 | COM17 |  | 140 |
| 86 | COM16 |  | 70 |
| 87 | COM15 |  | 0 |
| 88 | COM14 |  | -70 |
| 89 | COM13 |  | -140 |
| 90 | COM12 |  | -210 |
| 91 | COM11 |  | -281 |
| 92 | COM10 |  | -351 |
| 93 | COM9 |  | -421 |
| 94 | COM8 |  | -491 |
| 95 | COM7 |  | -561 |
| 96 | COM6 |  | -631 |
| 97 | COM5 |  | -701 |
| 98 | COM4 |  | -771 |
| 99 | COM3 |  | -842 |
| 100 | (NC) | $\downarrow$ | -926 |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | (NC) | -4623 | -921 |
| 102 | (NC) | -4545 |  |
| 103 | COM2 | -4467 |  |
| 104 | COM1 | -4389 |  |
| 105 | COM0 | -4312 |  |
| 106 | (NC) | -4234 |  |
| 107 | (NC) | -4156 |  |
| 108 | (NC) | -4079 |  |
| 109 | (NC) | -4001 |  |
| 110 | SEG0 | -3923 |  |
| 111 | SEG1 | -3846 |  |
| 112 | SEG2 | -3768 |  |
| 113 | SEG3 | -3690 |  |
| 114 | SEG4 | -3613 |  |
| 115 | SEG5 | -3535 |  |
| 116 | SEG6 | -3457 |  |
| 117 | SEG7 | -3380 |  |
| 118 | SEG8 | -3302 |  |
| 119 | SEG9 | -3224 |  |
| 120 | SEG10 | -3146 |  |
| 121 | SEG11 | -3069 |  |
| 122 | SEG12 | -2991 |  |
| 123 | SEG13 | -2913 |  |
| 124 | SEG14 | -2836 |  |
| 125 | SEG15 | -2758 |  |
| 126 | SEG16 | -2680 |  |
| 127 | SEG17 | -2603 |  |
| 128 | SEG18 | -2525 |  |
| 129 | SEG19 | -2447 |  |
| 130 | SEG20 | -2370 |  |
| 131 | SEG21 | -2292 |  |
| 132 | SEG22 | -2214 |  |
| 133 | SEG23 | -2136 |  |
| 134 | SEG24 | -2059 |  |
| 135 | SEG25 | -1981 |  |
| 136 | SEG26 | -1903 |  |
| 137 | SEG27 | -1826 |  |
| 138 | SEG28 | -1748 |  |
| 139 | SEG29 | -1670 |  |
| 140 | SEG30 | -1593 |  |
| 141 | SEG31 | -1515 |  |
| 142 | SEG32 | -1437 |  |
| 143 | SEG33 | -1360 |  |
| 144 | SEG34 | -1282 |  |
| 145 | SEG35 | -1204 |  |
| 146 | SEG36 | -1127 |  |
| 147 | SEG37 | -1049 |  |
| 148 | SEG38 | -971 |  |
| 149 | SEG39 | -893 |  |
| 150 | SEG40 | -816 | $\nabla$ |

Units: $\mu \mathrm{m}$

| PAD | Pin | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| No. | Name | $\mathbf{Y}$ |  |
| 151 | SEG41 | -738 | -921 |
| 152 | SEG42 | -660 |  |
| 153 | SEG43 | -583 |  |
| 154 | SEG44 | -505 |  |
| 155 | SEG45 | -427 |  |
| 156 | SEG46 | -350 |  |
| 157 | SEG47 | -272 |  |
| 158 | SEG48 | -194 |  |
| 159 | SEG49 | -117 |  |
| 160 | SEG50 | -39 |  |
| 161 | SEG51 | 39 |  |
| 162 | SEG52 | 117 |  |
| 163 | SEG53 | 194 |  |
| 164 | SEG54 | 272 |  |
| 165 | SEG55 | 350 |  |
| 166 | SEG56 | 427 |  |
| 167 | SEG57 | 505 |  |
| 168 | SEG58 | 583 |  |
| 169 | SEG59 | 660 |  |
| 170 | SEG60 | 738 |  |
| 171 | SEG61 | 816 |  |
| 172 | SEG62 | 893 |  |
| 173 | SEG63 | 971 |  |
| 174 | SEG64 | 1049 |  |
| 175 | SEG65 | 1127 |  |
| 176 | SEG66 | 1204 |  |
| 177 | SEG67 | 1282 |  |
| 178 | SEG68 | 1360 |  |
| 179 | SEG69 | 1437 |  |
| 180 | SEG70 | 1515 |  |
| 181 | SEG71 | 1593 |  |
| 182 | SEG72 | 1670 |  |
| 183 | SEG73 | 1748 |  |
| 184 | SEG74 | 1826 |  |
| 185 | SEG75 | 1903 |  |
| 186 | SEG76 | 1981 |  |
| 187 | SEG77 | 2059 |  |
| 188 | SEG78 | 2136 |  |
| 189 | SEG79 | 2214 |  |
| 190 | SEG80 | 2292 |  |
| 191 | SEG81 | 2370 |  |
| 192 | SEG82 | 2447 |  |
| 193 | SEG83 | 2525 |  |
| 194 | SEG84 | 2603 |  |
| 195 | SEG85 | 2680 |  |
| 196 | SEG86 | 2758 |  |
| 197 | SEG87 | 2836 |  |
| 198 | SEG88 | 2913 |  |
| 199 | SEG89 | 2991 |  |
| 200 | SEG90 | 3069 | $\checkmark$ |
|  |  |  |  |


| $\begin{array}{\|l} \hline \text { PAD } \\ \text { No. } \end{array}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 201 | SEG91 | 3146 | -921 |
| 202 | SEG92 | 3224 |  |
| 203 | SEG93 | 3302 |  |
| 204 | SEG94 | 3380 |  |
| 205 | SEG95 | 3457 |  |
| 206 | SEG96 | 3535 |  |
| 207 | SEG97 | 3613 |  |
| 208 | SEG98 | 3690 |  |
| 209 | SEG99 | 3768 |  |
| 210 | SEG100 | 3846 |  |
| 211 | SEG101 | 3923 |  |
| 212 | (NC) | 4001 |  |
| 213 | (NC) | 4079 |  |
| 214 | (NC) | 4156 |  |
| 215 | (NC) | 4234 |  |
| 216 | COM27 | 4312 |  |
| 217 | COM28 | 4389 |  |
| 218 | COM29 | 4467 |  |
| 219 | (NC) | 4545 |  |
| 220 | (NC) | 4623 |  |
| 221 | (NC) | 4808 | -926 |
| 222 | COM30 |  | -842 |
| 223 | COM31 |  | -771 |
| 224 | COM32 |  | -701 |
| 225 | COM33 |  | -631 |
| 226 | COM34 |  | -561 |
| 227 | COM35 |  | -491 |
| 228 | COM36 |  | -421 |
| 229 | COM37 |  | -351 |
| 230 | COM38 |  | -281 |
| 231 | COM39 |  | -210 |
| 232 | COM40 |  | -140 |
| 233 | COM41 |  | -70 |
| 234 | COM42 |  | 0 |
| 235 | COM43 |  | 70 |
| 236 | COM44 |  | 140 |
| 237 | COM45 |  | 210 |
| 238 | COM46 |  | 281 |
| 239 | COM47 |  | 351 |
| 240 | COM48 |  | 421 |
| 241 | COM49 |  | 491 |
| 242 | COM50 |  | 561 |
| 243 | COM51 |  | 631 |
| 244 | COM52 |  | 701 |
| 245 | COM53 |  | 771 |
| 246 | COMS |  | 842 |
| 247 | (NC) | $\nabla$ | 926 |

## 5. PIN DESCRIPTION

## Power supply pins

| Name | I/O |  | Des | Number of pins |
| :---: | :---: | :---: | :---: | :---: |
| Vdd | Supply | Power supply. Connect to MPU power pin Vcc. |  | 5 |
| VDD2 | Supply | Externally-input reference power supply for booster circuit. |  | 3 |
| Vss | Supply | This is a OV terminal connected to the system GND. |  | 7 |
| $\begin{array}{\|l} \hline \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2} \\ \mathrm{~V}_{3}, \mathrm{~V}_{4} \end{array}$ | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $\mathrm{V}_{0} \geqq \mathrm{~V}_{1} \geqq \mathrm{~V}_{2} \geqq \mathrm{~V}_{3} \geqq \mathrm{~V}_{4} \geqq \mathrm{~V}$ ss. <br> When on-chip power supply circuit turns on, Vo voltage are generated, and the following voltages are generated to $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$. Either voltage can be selected by LCD bias set command. |  | 5 |

## LCD power supply circuit pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | Boosting capacitor positive connection pin. <br> Capacitor is connected across CAP1- pins. | 2 |
| CAP1- | O | Boosting capacitor negative connection pin. <br> Capacitor is connected across CAP1+ pins. | 2 |
| CAP2+ | O | Boosting capacitor positive connection pin. <br> Capacitor is connected across CAP2- pins. | 2 |
| CAP2- | O | Boosting capacitor negative connection pin. <br> Capacitor is connected across CAP2+ pins. | 2 |
| CAP3+ | O | Boosting capacitor positive connection pin. <br> Capacitor is connected across CAP1- pins. | 2 |
| Vout | O | Booster output. Capacitor is connected across Vss or Vod2. | 4 |
| VR | I | Voltage adjustment pin. Provides Vo voltage using external <br> resistors. When internal resistors are used, this pin cannot be used. <br> Operable only when the built-in resistor for <br> Vo adjustment is not used. <br> [Vo resistance ratio is (D2, D1, D0) $=(1.1 .1)]$ | 1 |

## System bus connection pins

| Pin name | I/0 | Description |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { D7 to D0 } \\ & \text { (SL) } \\ & \text { (SCL) } \end{aligned}$ | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or 16-bit MPU data bus. <br> When the serial interface is selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ) ; <br> D7 : Serial data input (SI) <br> D6 : Serial clock input (SCL) <br> At this time, D0 through D5 will go under the Hz mode. <br> When the chip selects are in non-active state, D0 through D7 will go under the Hz mode. |  |  |  |  | 8 |
| A0 | 1 | Control/data flag input. <br> A0=HIGH : The data on D7 to D0 is display data. <br> A0=LOW : The data on D7 to D0 is control data. |  |  |  |  | 1 |
| $\overline{\text { CS }}$ | 1 | Chip select input. Data input is enable when $\overline{\mathrm{CS}}$ is low. |  |  |  |  | 1 |
| $\overline{\mathrm{RES}}$ | I | When $\overline{\mathrm{RES}}$ is caused to go low, initialization is executed. A reset operation is performed at the signal level. |  |  |  |  | 1 |
| $\begin{array}{\|l\|} \hline \overline{R D} \\ (\mathrm{E}) \end{array}$ | 1 | - When connected to an 8080 -series MPU ; <br> This is active-LOW. This pin is connected to the $\overline{\mathrm{RD}}$ signal of the 8080-series MPU. While this signal is low, SED15A6 series data bus in an output status. <br> - When connected to an 6800 -series MPU ; This is active-HIGH. This is used as an enable clock input pin of the 6800-series MPU. |  |  |  |  | 1 |
| $\begin{aligned} & \overline{\overline{W R}} \\ & (R / \bar{W}) \end{aligned}$ | 1 | - When connected to an 8080-series MPU ; <br> This is active-LOW. This pin is connected to the $\overline{W R}$ signal of the 8080 -series MPU. The signals on the data bus are latched at the rising edge of the $\overline{\mathrm{WR}}$ signal. <br> - When connected to an 6800-series MPU ; This is the read/write control signal input . <br> R/ $\overline{\mathrm{W}}=\mathrm{HIGH}$ : Read. <br> $R / \bar{W}=$ LOW : Write. |  |  |  |  | 1 |
| C86 | 1 | MPU interface selection pin. C86=HIGH : 6800-series MPU interface C86=LOW : 8080-series MPU interface |  |  |  |  | 1 |
| P/S | 1 | Serial data $\mathrm{P} / \mathrm{S}=\mathrm{HI}$ $\mathrm{P} / \mathrm{S}=\mathrm{LC}$ <br> The followin <br> In serial mos When P/S Open, and | a input/parallel da HIGH : Parallel da OW : Serial data wing applies depe <br> mode, no data can =LOW, D5 to D0 d moreover A0, R | $\begin{aligned} & \text { ata input sel } \\ & \text { ta input } \\ & \text { input } \\ & \text { nding on the } \\ & \hline \text { Data } \\ & \hline \text { D7 to D0 } \\ & \hline \text { SI (D7) } \\ & \text { be read fro } \\ & \text { are HZ. D5 } \\ & \text { ID, WR, C88 } \end{aligned}$ | ection pin. <br> P/S status : <br> Read/Write <br> $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ <br> Write only <br> m DDRAM. <br> to D0 may be <br> 6 may be HIG | Serial Clock <br> - <br> SCL (D6) <br> HIGH, LOW or H or LOW. | 1 |

## LCD driver pins



## Test pins

| Name | I/O | Description | Number of <br> pins |
| :---: | :---: | :---: | :---: |
| TEST0 <br> to 10 | I/O | These are terminals for IC chip testing. They are set to OPEN. | 11 |

Total : 220 pins for the SED15A6 ${ }_{* * *}$.

## Note and caution

- If control signal from MPU is Hz,an over-current may flow through the IC. A protection is required to prevent the Hz signal at the input pins.


## 6. FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Interface type selection

The SED15A6 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH
or LOW, it is possible to select either 8-bit parallel data input or serial data input as shown in Table 1.

Table 1

| P/S | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:Parallel Input | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5 to D0 |
| LOW:Serial Input | $\overline{\mathrm{CS}}$ | A0 | - | - | - | SI | SCL | - |

- : Must always be HIGH or LOW


## Parallel interface

When the parallel interface has been selected (P/S $=\mathrm{HIGH})$, then it is possible to connect directly to either
an 8080 -series MPU or a 6800 -series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

## Table 2

| C86 | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:6800-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | E | $\mathrm{R} / \overline{\mathrm{W}}$ | D7 to D0 |
| LOW:8080-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |

Moreover, the SED15A6 series identifies the data bus signal according to $\mathrm{A} 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals, as
shown in Table 3.

Table 3

| Common | 6800-series | 8080 -series |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A 0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 1 | 1 | 0 | Writes control data (command) |

## Serial interface

When the serial interface has been selected ( $\mathrm{P} / \mathrm{S}=\mathrm{LOW}$ ) then when the chip is in active state $(\overline{\mathrm{CS}}=\mathrm{LOW})$ the serial data input (SI) and the serial clock input (SCL) can be received.
The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether the serial data input is display data or command data; when $\mathrm{A} 0=\mathrm{HIGH}$, the data is display data, and when A $0=\mathrm{LOW}$ then the data is command data.
The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.
Figure 1 is a serial interface signal chart.


Figure 1

* When the chip is inactive, the shift register and the counter is reset to the initial state.
* Data read is not available as long as the serial interface is selected.
* Reasonable care must be exercised so that SCL signal may not be exposed undesirable effects resulting from, for instance, terminal reflection of wiring or external noises. Before using the signal, it is recommended to test the signal in actual system.


## Chip select input

The MPU interface (either papallel or serial) is enabled only when $\overline{\mathrm{CS}}=\mathrm{LOW}$.
When the chip select is inactive, D7 to D0 enter a high impedance state, and $\mathrm{A} 0, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

## Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the SED15A6 series, the MPU is required to satisfy the only cycle time (tcyc), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed.
In order to realize the higher speed accessing, the

SED15A6 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).


Figure 2

## DDRAM

## DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65 -row ( 8 page by 8 bit +1 ) by 102 -column addressable array. As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction. Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O

buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).


Figure 3

## Page address circuit

Each pixel can be selected when page address and column address are specified(refer to Figure 5).
The MPU issues Page address set command to change the page and access to another page. Page address 8 ( $\mathrm{D} 3, \mathrm{D} 2, \mathrm{D} 1, \mathrm{D} 0=1,0,0,0$ ) is DDRAM area dedicate to the indicator, and display data D0 is only valid.
The DDRAM column address is specified by Column address set command. The specified column address is
automatically incremented by +1 when a Display data read/write command is entered. After the last column address $(65 \mathrm{H})$, column address returns to 00 H and page address incremented by +1 (refer to Figure 4). After the very last address (column $=65 \mathrm{H}$,page $=7 \mathrm{H}$ ), both column address and page address return to 00 H (column address $=00 \mathrm{H}$, page address $=0 \mathrm{H}$ ).


Figure 4

## Column address circuit

Designate the column side address of the indication data RAM as shown in Fig. 5, using the column address setting command. Since the designated column address increments ( +1 ) each time an indication data•read/write command is input, the MPU can make access to the indication data in succession.
Also, as shown in Fig. 4, after an access has been made to the final column address $(65 \mathrm{H})$, the column address will return to $(00 \mathrm{H})$ and the page address will be automatically incremented (by +1 ). Thanks to this feature, it is possible to write continuous data being divided between adjoining pages. Furthermore, after
accesses have been made to the final addresses of both of the page and column (column $=65 \mathrm{H}$ and page $=7 \mathrm{H}$ ), both of the column address and the page address returns to $(00 \mathrm{H})$.
(The page will not increment to " 8 H ". Therefore, be careful when executing "read $\bullet$ modify $\bullet$ write" processes.) Also, as shown in Table 4, the correlation between the column address of the indication data RAM and the segment output can be reversed by use of the ADC command (segment driver direction select command). Thanks to this feature, IC layout limitations when constituting an LCD module can be lessened.

Table 4

| Column Address | $\mathbf{0 0 H}$ | $\mathbf{0 1 H}$ | $\mathbf{0 2 H}$ | - | $\mathbf{6 3 H}$ | $\mathbf{6 4 H}$ | $\mathbf{6 5 H}$ |
| :--- | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| Normal Direction | SEG0 | SEG1 | SEG2 | -- | SEG99 | SEG100 | SEG101 |
| Reverse Direction | SEG101 | SEG100 | SEG99 |  | SEG2 | SEG1 | SEG0 |

## Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the
common driver direction is normal, or the COM53 output when common driver direction is reversed.And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly.
If the display start line address is changed dynamically using the Display start line address set command,then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | $\mathbf{1 C H}$ | $\mathbf{1 D H}$ | - | $\mathbf{3 F H}$ | $\mathbf{0 0 H}$ |  | $\mathbf{1 1 H}$ | $\mathbf{1 2 H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Direction | COM0 | COM1 | - | COM35 | COM36 | - | COM52 | COM53 |
| Reverse Direction | COM53 | COM52 | - | COM18 | COM17 |  | COM1 | COM0 |

## Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.
Display ON/OFF command, Display normal/reverse
command, and Displayd all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

## Display data RAM

The display data RAM stores pixel data for the LCD. It is a 102 -column $\times 65$-row addressable array as shown in Figure 5.


Figure 5

## Oscillation circuit

The SED15A6 series generates display clocks using its built-in CR oscillation circuit. The built-in oscillation circuit is enabled when $\mathrm{CL}=\mathrm{HIGH}$ is selected and the power save mode is turned off.

You can stop operation of the CR oscillation circuit by selecting CL $=$ LOW. Display clock can be externally entered via CL pin (when external clock is turned off, CL pin must be placed in LOW).

Table 6

| CL | Operation |
| :---: | :---: |
| HIGH | Built-in CR oscillation circuit is enabled. |
| LOW | Built-in CR oscillation circuit is turned off [display clock is turned off]. |
| Clock input | External clock input mode |

Table 7 shows relationship between frequency of external clock (fCL), frequency of built-in clock circuit (fosc) and fFR.

Since CL pin is used for resetting the built-in CR clock circuit, it must satisfy the fCL requirements given in the "DC Characteristics".

Table 7

| Item |  | fFR computation formula $^{\text {SED15A6 }}{ }_{* *}$ |
| :--- | :--- | :---: |
|  | When built-in oscillation circuit is used | $\mathrm{fFR}^{2}=\mathrm{fosc} /(55 \times 8)[\mathrm{Hz}]$ |
|  | When external clock input is used | $\mathrm{f}_{\mathrm{FR}}=\mathrm{fcL} /(55 \times 16)[\mathrm{Hz}]$ |

## Display timing generator circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit, and generates COM scan signal and the LCD AC signal (dual-frame AC driver waveform).

## LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal (FR). Figure 6 shows an example of SEG and COM output waveforms.


Figure 6

## Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.
The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. Consequently, the external
power supply and part of internal power supply circuit functions can be used simultaneously. Table 8 shows reference combinations.
Table 8 lists the functions controllable from 3 bits data of the power control set command. And, Table 9 shows sample combinations of the bits.
Select the models depending on the state of use.

Table 8

| Item | State |  |
| :--- | :---: | :---: |
|  | "1" | "0" |
| D2 Booster circuit control bit | ON | OFF |
| D1 Voltage adjusting circuit (V adjusting circuit) control bit | ON | OFF |
| D0 Voltage follower circuit (V/F circuit) control bit | ON | OFF |

Table 9

| Usage | Model | D2 | D1 | D0 | Booster V adjusting <br> circuit. | V/F <br> circuit. <br> circuit. | External <br> voltage <br> entered. | Pins on <br> booster <br> circuit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Built-in power supply alone is used | $* 1$ | 1 | 1 | 1 | ON | ON | ON | $V_{D D 2}$ | Used |
| V adjusting and | ${ }^{*} 2$ | 0 | 1 | 1 | OFF | ON | ON | $V_{\text {out }}{ }^{* 4}$ | OPEN |
| V/F circuits alone are used <br> V/F circuit alone is used | ${ }^{* 2}$ | 0 | 0 | 1 | OFF | OFF | ON | $V_{0} * 4$ | OPEN |
| External power supply alone is used | $* 3$ | 0 | 0 | 0 | OFF | OFF | OFF | $V_{0}$ to $V_{4} * 4$ | OPEN |

* Pins on the booster circuits denote CAP1+, CAP1-, CAP2+, CAP2- and CAP3+ pins.
* Although other combinations than the above are available, they are not pragmatic and thus not recommendable.
*1: SED15A6D0B *2: SED15A6D1b *3: SED15A6D2B
*4: VDD2 is recommended to short-circuit to VDD


## Booster circuit

Using the booster circuit, it is possible to produce Quad/ Triple/Double boosting of the VDD2-Vss voltage level. Quad boosting : If capacitor are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between Vout and Vdd2, the potential between VdD2 and Vss is boosted to quadruple toward the positive side and it is output at Vout pin. Triple boosting : If capacitor are inserted between CAP1+ and CAP1-, between CAP2+ and CAP2-,
between Vout and VdD2, and jumper between CAP3+ and Vout, the triple boosted voltage appears at Vout pin.
Double boosting : If capacitor are inserted between CAP1+ and CAP1-, between Vout and VdD2, open CAP2-, and jumper between CAP2+, CAP3+ and Vout, the double boosted voltage appears at Vout pin.
The boosted voltage relationships are shown in Figure 7.


Qualruple Boosting


Triple Boosting



Double boosting


Figure 7
*Vdd2 voltage must be set so that Vout voltage does not exceed the absolute maximun rated value.
*The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value $=1.0$ to $4.7 \mu \mathrm{~F})$.

## Voltage regulator circuit

The boosting voltage occurring at the Vout pin is sent to the voltage regulator, and the $\mathrm{V}_{0}$ voltage (LCD driver voltage) is output.
Because the SED15A6 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the $\mathrm{V}_{0}$ voltage regulator (= $\mathrm{V}_{0}$-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And $V_{0}$ voltage can be adjusted by commands only to adjust the LCD contrast.

The $\mathrm{V}_{0}$ voltage can be calculated using the following equation within the range of $\mathrm{V}_{0}$ < Vout.

$$
\begin{aligned}
\mathrm{V}_{0} & =(1+\mathrm{Rb} / \mathrm{Ra}) \bullet \mathrm{VEV}_{\mathrm{EV}} \\
& =(1+\mathrm{Rb} / \mathrm{Ra}) \bullet(1-\alpha / 200) \mathrm{V}_{\text {REG }} \quad(\text { Expression } \mathrm{A}-1) \\
& \mathrm{V}_{\mathrm{EV}}=(1-\alpha / 200) \cdot \mathrm{V}_{\text {REG }}
\end{aligned}
$$

Vreg is the on-chip constant voltage as shown in Table 10 at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

Table 10

| Model | V $_{\text {REG }}$ | Thermal Gradient |
| :---: | :---: | :---: |
| SED15A6D $_{* *}$ | 1.2 V | $-0.1 \% /{ }^{\circ} \mathrm{C}$ |



Figure 8
$\alpha$ is a value of the electronic volume, and can be set to one of 32 -states by Electronic volume command setting

Table 11

| D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | $\vdots$ | 0 | 0 | $\vdots$ |
| 1 | 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ is the $\mathrm{V}_{0}$-resistor ratio, and can be set to one of 7states by $\mathrm{V}_{0}$-resistor ratio set command setting the 3-bit
the 5-bit data in the electronic volume register.Table 11 shows the value of $\alpha$.

Table 12

|  |  |  | $\mathbf{1 + R b} / \mathbf{R a}$ |
| :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | SED15A6 (Typ.) |
| 0 | 0 | 0 | 5.45 |
| 0 | 0 | 1 | 5.71 |
| 0 | 1 | 0 | 6.00 |
| 0 | 1 | 1 | 6.32 |
| 1 | 0 | 0 | 6.67 |
| 1 | 0 | 1 | 7.06 |
| 1 | 1 | 0 | 7.50 |
| 1 | 1 | 1 | External resistor can be used. |

data in the $\mathrm{V}_{0}$-resistor ratio register. Table 12 shows the value of $(1+\mathrm{Rb} / \mathrm{Ra})$ ratio (reference value).


Figure 9 The $\mathrm{V}_{0}$ voltage as a function of the $\mathrm{V}_{0}$ voltage regulator internal resister internal resistor and the electronic volume register [ $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ]
<Setup example : When setting $\mathrm{Ta}=25 \mathrm{C}$ and $\mathrm{V}_{0}=7 \mathrm{~V}$ on an SED15A6*** model with temperature gradient of $-0.1 \% /{ }^{\circ} \mathrm{C}>$

From Figure 9 and expression A-1, the following setting will be employed.

## Table 13

| Content |  | Resistors |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Resistance ratio of $\mathrm{V}_{0}$ adjusting built-in resistors | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Table 14 shows $V_{0}$ voltage variable range and its vari-
when the above setting is employed. able step available from the electronic volume function

## Table 14

| V $_{0}$ | Min. | Typ. | Max. | Unit |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | $6.41[80 \mathrm{H}]$ | to | $7.0[90 \mathrm{H}]$ | to | $7.58[9 \mathrm{FH}]$ | $[\mathrm{V}]$ |
| Variable step |  |  | 37.92 |  |  | $[\mathrm{mV}]$ |

[ ]: Commands selected from the electronic volume.

## When external resistor is used (when the builtin resistor for $\mathrm{V}_{0}$ adjustment is not used)

It is also possible to select a supply voltage $V_{0}$ for LCD without using the built-in Vo voltage adjusting resistors (resistance ratio select command [27H] for the built-in $\mathrm{V}_{0}$ voltage adjusting resistors) by adding a resistor across Vss and $V_{R}$ as well as $V_{R}$ and $V_{0}$. In this case too, using the electronic volume allows you to control LCD $\mathrm{V}_{0}$ through the command and, thus, adjust contrast of LCD
display.
Voltage $\mathrm{V}_{0}$ is given by the following expression when external resistance values $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$ are specified in the range of $\mathrm{V}_{0}<\mathrm{Vout}^{2}$

$$
\begin{aligned}
\mathrm{V}_{0} & =(1+\mathrm{Rb} / \mathrm{Ra}) \cdot \mathrm{V}_{\mathrm{EV}} \\
& =(1+\mathrm{Rb} / \mathrm{Ra}) \cdot(1-\alpha / 200) \mathrm{V}_{\text {REG }} \quad(\text { Expression } B-1) \\
& \mathrm{V}_{\mathrm{EV}}=(1-\alpha / 200) \bullet \mathrm{V}_{\text {REG }}
\end{aligned}
$$

$V_{\text {reg }}$ represents the constant voltage source on the IC. Its value at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is constant as shown in Table 10 .


Figure 10
<A setting example: When setting $\mathrm{Ta}=25 \mathrm{C}$ and $\mathrm{V}_{0}=$ 7 V on an SED15A6*** model with temperature gradient $=-0.1 \% \mathrm{C}>$
When the intermediate resistor values (D4, D3, D2, D1, $\mathrm{D} 0)=(1,0,0,0)$ are selected from the electronic volume, the following is given by expression B-1 since $\alpha=$ 15 and $\mathrm{V}_{\text {Reg }}=1.2 \mathrm{~V}$ (Expression B-2).
$\mathrm{V}_{0}=\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \cdot(1-\alpha / 200) \cdot \mathrm{V}_{\mathrm{REG}}$
$7 \mathrm{~V}=\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \cdot(1-15 / 200) \cdot 1.2$
(Expression B-2)
If you select $5 \mu \mathrm{~A}$ for the current conducted to Ra' and
$\mathrm{Rb}^{\prime}$, the following expression is derived:

$$
\mathrm{Ra}^{\prime}+\mathrm{Rb}^{\prime}=1.4 \mathrm{M} \Omega \quad(\text { Expression } \mathrm{B}-3)
$$

Thus, the following is derived from expressions B-2 and B-3:

$$
\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}=5.31
$$

$$
\therefore \mathrm{Ra}^{\prime}=220 \mathrm{k} \Omega, \quad \mathrm{Rb}^{\prime}=1180 \mathrm{k} \Omega
$$

Table 14 shows the command selected from the electronic volume. Table 16 lists $\mathrm{V}_{0}$ voltage variable range and variable steps available from the electronic volume function.

Table 15

| Content |  | Resistors |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Resistance ratio of built-in Vo voltage adjusting resistors | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Table 16

| V $_{0}$ | Min. |  | Typ. |  | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | $6.45[80 \mathrm{H}]$ | to | $7.0[90 \mathrm{H}]$ | to | $7.64[9 \mathrm{FH}]$ | $[\mathrm{V}]$ |
| Variable step |  |  | 38.4 |  |  | $[\mathrm{mV}]$ |

[ ]: Commands selected from the electronic volume.

## When using external resistors (When using variable resistors in stead of the built-in $V_{0}$ voltage adjusting resistors)

Adding external variable resistors to the above mentioned external resistors allows you to select an LCD drive voltage $\mathrm{V}_{0}$ through fine tuning of $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$. In this case too, using the electronic volume function permits you to control an LCD voltage through the command and, thus, adjust contrast of the LCD display.
You can determine the $\mathrm{V}_{0}$ voltage from the following expression when fine adjustment of $R a^{\prime}$ and $R b^{\prime}$ is done
by specifying resistance values of external resistors R1 and R2 (variable resistors) and R3 within the range of $\left|V_{0}\right|<\mid$ Vout |:

$$
\begin{aligned}
\mathrm{V}_{0}= & \{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \bullet \mathrm{VEV} \\
= & \{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \bullet \\
& (1-\alpha / 200) \bullet \mathrm{V}_{\mathrm{REG}} \quad(\text { Expression } \mathrm{C}-1) \\
& {\left[\mathrm{V}_{\mathrm{EV}}=(1-\alpha / 200) \bullet \mathrm{V}_{\mathrm{REG}}\right] }
\end{aligned}
$$

Where, Vreg is the constant voltage source in the IC and its value remains at a constant level as shown in Table 10 .


Figure 11
<A setting example: When setting $\mathrm{Ta}=25 \mathrm{C}$ and $\mathrm{V}_{0}=5$ to 9 V on an SED15A6*** model with Temperature gradient $=-0.1 \% \mathrm{C}>$
$\alpha=15$ and $V_{\text {reg }}=1.2 \mathrm{~V}$ when intermediate resistor values $(D 4, D 3, D 2, D 1, D 0)=(1,0,0,0,0)$ are selected from the electronic volume. Thus, using expression C1 , you can select $\mathrm{V}_{0}=9 \mathrm{~V}$ when $\Delta \mathrm{R} 2=0 \Omega$ in the following manner:

```
\(9 \mathrm{~V}=\{1+(\mathrm{R} 3+\mathrm{R} 2) / \mathrm{R} 1\} \cdot(1-15 / 200) \cdot 1.2\)
\(\mathrm{R} 3+\mathrm{R} 2=7.11 \cdot \mathrm{R} 1\)
(Expression C-2)
```

If you select 5 uA for the current to be conducted across $V_{0}$ and Vss when $V_{0}=7 \mathrm{~V}$, sum of resistance of R1, R2 and R3 can be derived as shown below:
$\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=1.4 \mathrm{M} \Omega \quad$ (Expression C-3).
From expressions $\mathrm{C}-2$ and $\mathrm{C}-3, \mathrm{R} 1=1.4 \mathrm{M} \Omega /$ $8.11=173 \mathrm{~K} \Omega$.
And, you can select $\mathrm{V}=5 \mathrm{~V}$ when $\Delta \mathrm{R} 2=\mathrm{R} 2$ through the following computation:

$$
\begin{aligned}
& 5 \mathrm{~V}==\{1+\mathrm{R} 3 /(\mathrm{R} 1+\mathrm{R} 2)\} \cdot(1-15 / 200) \cdot 1.2 \\
& \mathrm{R} 3 /(\mathrm{R} 1+\mathrm{R} 2)=3.5 \quad \text { (Expression C-4). }
\end{aligned}
$$

$\mathrm{R} 2=137 @$ and $\mathrm{R} 3=1.09 \mathrm{M} \Omega$ are derived from expressions C-2, C-3 and C-4.
Table 15 lists the commands used, and Table 17 shows Vo voltage variable voltage range and variable steps available from the electronic volume.

Table 17

| V $_{0}$ | Min. | Typ. | Max. | Unit |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Variable range | $6.39[80 \mathrm{H}]$ | to | $7.0[90 \mathrm{H}]$ | to | $7.57[9 \mathrm{FH}]$ | $[\mathrm{V}]$ |
| Variable step |  |  | 38.1 |  |  | $[\mathrm{mV}]$ |

[ ]: Commands selected from the electronic volume.

* When using the built-in Vo voltage adjusting resistors or the electronic volume function, both of the voltage adjustment circuit and the voltage follower circuit must be activated, as a minimum requirement, by the power control set command. When the booster is circuit is turned off, necessary voltage must be supplied from Vout.
* VR pin is enabled only when the built-in Vo voltage adjusting resistors are not used. Vr pin must be made open when these resistors are used.
* Since Vr pin has a higher input impedance, appropriate noise protection measures must provided including cutting the wiring distance shorter or using shielded wire.


## Voltage Follower Circuit

The $\mathrm{V}_{0}$ voltage is divided to generate the $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ voltages by on-chip resistor circuit. And the $\mathrm{V}_{1}, \mathrm{~V}_{2}$, $\mathrm{V}_{3}$ and $\mathrm{V}_{4}$ voltages are impedance-converted by voltage follower, and provide to LCD driver circuit.
LCD bias ratio can be selected by LCD bias set command which is $1 / 6$ bias or $1 / 8$ bias for SED15A6 series.

## On-chip Power Supply Turn Off Sequence

Before turning the built-in power supply off, to discharge the remaining electric charge of LCD panel and power supply PIN etc., it is recommended to turn on the power
save mode employing the following command sequence. You can also turn the built-in power supply off by initializing it using RES pin or the reset command. Here, of SED15A6D0B with built-in power supply being only used, LOW level signal entering RES pin discharges Vout, thereby introducing shorting across Vout-Vdd2 and $V_{0}-V s s$. Of SED15A6D1B/SED15A6D2B with external power supply being used, discharge the electric charge by short-circuiting the external power supply to Vss when the power supply is off or power is being saved. (Vout and Vo electric charge discharging functions are not in the IC)

Table 18

| Sequence | Contents | Command address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (command and state) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Step1 | Display OFF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
|  | $\downarrow$ |  |  |  |  |  |  |  |  |
| Step2 | Display all points on | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
|  | $\downarrow$ |  |  |  |  |  |  |  |  |
| End | Built-in power OFF | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

Power save command (composite command)

## Sample Circuits

1. When the booster, voltage adjustment and V/F circuits are all used [SED15A6D0B]
(1) When built-in Vo voltage adjusting resistors are used (When VDD2 $=$ VDD $_{\text {D }}$ is boosted 4 times)

2. When the voltage adjustment and V/F circuits alone are used
(1) When built-in Vo voltage adjusting resistors are not used [SED15A6D1B]

(2) When built-in Vo voltage adjusting resistors are not used $($ When VDD2 $=$ VDD boosted 4 times $)$

(2) When built-in $V_{0}$ voltage adjusting resistors are used Voltage Follower Circuit [SED15A6D1B]

3. When V/F circuit alone is used [SED15A6D1B]

4. When built-in power supply is not used[SED15A6D2B]


* Since VR pin has a higher impedance, wiring distance must be minimized or shielded wire must be used.

Sample setting
When $\mathrm{V}_{0}$ is varied between 8 and 9 V .

| Item | Setting | Unit |
| :---: | :---: | :---: |
| C1 | 1.0 to 4.7 | $\mu \mathrm{~F}$ |

Figure 12

## Reset Circuit

When pin goes low, $\overline{\mathrm{RES}}$ or when Reset command is used, this LSI is initialized.

Initialized states

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
- Oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- Display OFF
- Display all points ON (Display all points ON ON/ OFF command D0 = "1")
- Segment/common driver outputs go to the Vss level.
- Display normal
- Page address $=0 \mathrm{H}$
- Column address=0H
- Display start line address=set at the first line
- Segment driver direction=normal
- Common driver direction=normal
- Read modify write OFF
- Power control register (D2, D1, D0) $=(0,0,0)$
- V0-resistor ratio register (D2, D1, D0) $=(0,0,0)$
- Electronic volume register (D4, D3, D2, D1, D0) $=(1$, $0,0,0,0$ )
- LCD power supply bias ratio $=1 / 6$ bias (SED15A6)
- Test mode is released.
* Voltage short-circuit across Vout and Vdd2 as well as Vo and Vss [allowed only when RES pin = LOW level].
When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text { RES }}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\mathrm{RES}}$ pin is always required during power-on.
If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the SED15A6 series does not use the on-chip LCD power supply circuit, after RES pin is turnd LOW to HIGH, the external LCD power supply must be turned on.


## 7. COMMANDS

The SED15A6 series identifies the data bus by a combination of $A 0, \overline{R D}(E), \overline{W D}(R / \bar{W})$ signals.
In the 8080-series MPU interface, the command is activated when a low pulse is input to RD pin for reading and when a low pulse is input to $\overline{\mathrm{WD}}$ pin for writing. In the 6800 -series MPU interface, the SED15A6 series enters a read mode when a high level is input to $\mathrm{R} / \overline{\mathrm{W}}$ pin and a write mode when a low level is input to $\mathrm{R} / \overline{\mathrm{W}} \mathrm{pin}$, and the command is activated when a high pulse is input to E pin. Therefore, in the command explanation and command table, the 6800 -series MPU interface is different from the 8080-series MPU interface in that $\mathrm{RD}(\mathrm{E})$ becomes " $1(\mathrm{H})$ " in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7.
Taking the 8080 -series MPU interface as an example, commands will be explained below.

## Explanation of commands

## Display ON/OFF

This command turns the display ON and OFF.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Display OFF <br> Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

## Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | R/W <br> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal:DDRAM Data HIGH <br> =LCD ON voltage |
|  |  |  |  |  |  |  |  |  |  | Reverse:DDRAM Data LOW <br> =LCD ON voltage |  |

## Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.
$\left.\begin{array}{|ccc|cccccccc|c|}\hline \text { A0 } & \mathbf{E} & \mathbf{R} / \overline{\mathbf{W}} & \overline{\mathbf{W R}} & \mathbf{D} 7 & \mathbf{D} 6 & \mathbf{D} 5 & \mathbf{D} 4 & \mathbf{D} 3 & \mathbf{D} 2 & \mathbf{D} 1 & \mathbf{D} 0\end{array}\right)$

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

## Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).
Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address $(65 \mathrm{H})$, page address incremented by +1 (refer to Figure 4$)$. After the very last address $($ column $=65 \mathrm{H}$, page $=$ 7 H ), page address return to 0 H .
Page address 8 H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change.
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 H |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 H |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 | 2 H |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 1 | $\vdots$ |
|  |  |  |  |  |  | 1 | 0 | 0 | 0 | $7 H$ |  |

## Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).
The column address is split into tow sections (the upper 3-bits and lower 4-bits) when it is set (fundamentally, set continuously).
Each time the DDRAM is accessed, the column address automatically increments by +1 , making it possible for the MPU to continuously access to the display data. After the last column address $(65 \mathrm{H})$, column address returns to 00 H (refer to Figure 4).
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | $*$ | A6 | A5 | A4 | Upper bit address <br> Lower bit address |

*Disabled bit

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 H |
|  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 64 H |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 65 H |

## Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).
If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.
See the function explanation in "Line address circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
|  |  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 02H |
|  |  |  |  |  | 1 | 1 | $\vdots$ |  | 1 | 1 | 0 |
| $\vdots$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 3EH |  |

## Segment driver direction select

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Normal <br> Reverse |

## Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\begin{aligned} & \mathrm{R} / \mathrm{W} \\ & \mathrm{WR} \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | * | * | * | Normal Reverse |

## Display data read

This command reads 8 -bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read Data |  |  |  |  |  |  |  |

## Display data write

This command writes 8 -bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{R / \bar{W}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | Write Data |  |  |  |  |  |  |  |

## Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | R/W <br> WR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages. When you want to maintain the current page address after a read modify write operation done on a column address between the start and the final column address $(65 \mathrm{H})$, you must specify the page address again after the operation is over.
*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.

The sequence for cursor display


Figure 13

## End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .

| $\mathbf{A} 0$ | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\frac{\mathbf{R} / \overline{\mathbf{W}}}{\mathbf{W R}}$ | $\mathbf{D} 7$ | $\mathbf{D} 6$ | $\mathbf{D} 5$ | $\mathbf{D} 4$ | $\mathbf{D} 3$ | $\mathbf{D} 2$ | $\mathbf{D} 1$ | $\mathbf{D} 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 14

## Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |  |  | Booster : OFF |
|  |  |  |  |  |  |  |  | 1 |  |  | Booster : ON |
|  |  |  |  |  |  |  |  |  | 0 |  | Voltage regulator : OFF |
|  |  |  |  |  |  |  |  |  | 0 | Voltage regulator : ON |  |
|  |  |  |  |  |  |  |  |  | 1 | Voltage follower : OFF |  |
| Voltage follower : ON |  |  |  |  |  |  |  |  |  |  |  |

## Vo-resistor ratio set

This command sets the internal resistor ratio " $\mathrm{Rb} / \mathrm{Ra}$ " for the $\mathrm{V}_{0}$ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.


## Electronic volume

This command sets a value of electronic volume " $\alpha$ " for the $V_{0}$ voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| AO | $\frac{E}{R D}$ | $\frac{R / \bar{W}}{\mathbf{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | $\alpha$ | Vo voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | low |
|  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 30 |  |
|  |  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | 29 |  |
|  |  |  |  |  |  |  |  | $\downarrow$ |  |  | $\downarrow$ | $\downarrow$ |
|  |  |  |  |  |  | 1 | 1 | 1 | 1 | 0 | 1 |  |
|  |  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | high |

## LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias <br> SED15A6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $1 / 8$ bias <br> $1 / 6$ bias |

## Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.
This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.


Figure 15

## Reset

When this command is issued, this LSI is initialized. This command, however, is not used for introducing short circuit across Vout and Vdd2 or Vo and Vss (only when $\overline{\text { RES }}$ pin $=$ LOW). Also note that initialization of the display data RAM does not take place in parallel with initialization of the LSI. See the function explanation in "Reset circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\mathbf{D} / \mathbf{D R}$ | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

When initializing the LSI while power is turned on, reset signal to the $\overline{\operatorname{RES}}$ pin is used. This signal cannot be replaced by the reset command.

## NOP

Non-operation command

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\frac{\mathrm{R} / \overline{\mathbf{W}}}{\mathbf{W R}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

## Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\begin{aligned} & \hline \mathrm{R} / \bar{W} \\ & \mathrm{WR} \end{aligned}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |

## (Note):

The SED15A6 series chip maintain their operating modes ,but excessive external noise,etc., may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

## Command Table

Table 19

(Note)*:disabled bit

## 8. AN EXAMPLE OF FUNCTION SETUP USING COMMANDS

## Instruction Setup Example

## (For your reference)

Note: If charge remains on the smoothing capacitor connected across the LCD drive voltage output pin and VDD2 pin, troubles (such as momentary blackening) can occur

1. When switching to the built-in power supply takes place immediately after powering on:

on the display screen during its powering on process. In order to avoid such troubles, it is recommended to implement the following flow.

## Note: Reference Items

* 1: Refer to the "Description of Functions; Reset Circuit".
In the initial setup mode (default), too, contents of the display data RAM is still uncertain.
* 2: Refer to the "(2) Normal/reversing Display" in the "Description of Commands".
* 3: Refer to the "(6) Display Line Setup" in the "Description of Commands".
* 4: Refer to the "(7) ADC Select" in the "Description of Commands".
* 5: Refer to the "(8) Common Output Mode Select" in the "Description of Commands".
* 6: Refer to the "(16) LCD Bias Set" in the "Description of Commands".
* 7: Refer to the "Description of Functions; Power Supply Circuit" and "Description of Commands - (14) Specifying resistance ratio of built-in V0 voltage adjusting resistors".
* 8: Refer to the "Description of Functions; Power Supply Circuit" and "Description of Commands - (15) Electronic Volume".
* 9: Refer to the "Description of Functions; Power Supply Circuit" and "Description of Commands - (13) Setting Up Power Control" .
* 10: Refer to the "(17) Power Save" in the "Description of Commands".

2. Data display


## Note: Reference Items

* 9: Refer to the "(6) Setup of Display Start Line" in the "Description of Commands".
* 10: Refer to the "(4) Page Address Set" in the "Description of Commands".
* 11: Refer to the "(5) Column Address Set" in the "Description of Commands".
* 12: Refer to the "(10) Display Data Write" in the "Description of Commands".
* 13: Refer to the "(1) Display Data ON/OFF" in the "Description of Commands".

The all-white display of data should be avoided as much as practicable right after the display mode is turned on (right after the display has been turned on).
3. Powering off * 14


The time ( t L ) provided between turning on of the reset active and turning off of Vdd-Vss power (Vdd-Vss $=1.8 \mathrm{~V}$ ) must be longer than the time required for $\mathrm{V}_{0}$ V4 potential to go lower ( tH ) than the threshold voltage set on the LCD (usually 1V).
For "th", see the "Reference data" in the following section. If "th" is excessively long, it must be cut short by installing a resistor across $\mathrm{V}_{0}$ and Vss.

## Note:

* 14: This IC is provided on the power supply VDD-Vss logic circuit to offer control over the Vo-Vss drivers on the LCD power supply. Thus, if the power supply $\mathrm{V}_{0}-\mathrm{Vsss}^{2}$ is turned off while voltage is still remaining on the LCD power supply $\mathrm{V}_{0}$-Vss, the drivers (both COM and SEG) can generate uncontrolled output. Make sure to observe the following powering off procedure:
- Turn off the built-in power supply first, then, after making sure that potential on $V_{0}$ to $\mathrm{V}_{4}$ is lower than the LCD panel threshold voltage, turn the IC power (VDD-Vss) off. Also refer to the "Power Supply Circuit" in the Description of Functions.
* 15: Refer to the "(17) Power Save" in the "Description of Commands".

After entering the power save command, you must implement reset procedure from the $\overline{\mathrm{RES}}$ pin before turning off Vdd-Vss power.
4. Refresh

It is recommended to implement the refresh sequence on a regular basis.

5. Precautions on powering off
<Powering off (VDD-Vss) off>
Turn the power ( $\mathrm{V}_{0}-\mathrm{V}_{\mathrm{ss}}$ ) save mode off -> Then, turn the power (Vdd-Vss) off.

* The requirement "tt > th" must be strictly observed.
* If "tL<th", display failures can result.
tL must be specified on software from MPU.
th depends on discharging capability of the drivers. See the "Reference data" in the following section. It also depends on a given LCD panel, thus actual timing must be determined after experimenting on your LCD panel.

<When powering off (VDD-Vss) is not available with the command>
Turn off the reset mode (LCD power ( $\mathrm{V}_{0}-\mathrm{V}$ ss) system). -> Then, turn power (Vdd-Vss) off.
* The requirement "tL >th" must be observed.
* When specifying tt, measures such as extending fall
time of power supply (VDD-Vss) should be considered. th depends on the drivers' discharging capability. See the "Reference data" in the following section. It also depends on model of a given LCD panel, thus actual timing must be determined after experimentation on your LCD panel.



## 6. Reference data

The following data is for your reference alone. th is significantly affected by capacity of $\mathrm{V}_{0}$ pin, thus you must verify appropriateness of a selected $t \mathrm{H}$ on the panel being equipped with the pin.
[Conditions: VDD $=1.8 \mathrm{~V}$, voltage is tripled and capacity of the boosting capacitor $=1.0 \mu \mathrm{~F}$ ]

When $V_{0}$ is under no-load, th per voltage is $22 \mu \mathrm{~s}$. It becomes $220 \mu \mathrm{~s}$ when $\mathrm{V}_{0}=9 \mathrm{~V}$.
Capacity dependency is 1 pF . $\Delta$ th per voltage is 50 ns .
An example: When $\mathrm{V}_{\mathrm{dd}}=1.8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ and $\mathrm{V}_{0}$ pin capacity [board capacity] (CL) $=100 \mathrm{pF}$. $\mathrm{tH}=22 \mu \mathrm{~s} \times 8 \mathrm{~V}+50 \mathrm{~ns} \times 100 \mathrm{pF} \times 8 \mathrm{~V}=216 \mu \mathrm{~s}$

## 9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss $=0 \mathrm{~V}$.
Table 20

| Parameter |  | Symbol | Conditions | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (1) |  | VDD | -0.3 to 0.6 | V |
| Power supply voltage (2) |  | VDD2 | -0.3 to 0.6 | V |
|  | Double boosting |  | -0.3 to 5.0 |  |
|  | Triple boosting |  | -0.3 to 3.3 |  |
|  | Quadruple boosting |  | -0.3 to 2.5 |  |
| Power supply voltage (3) |  | Vo, Vout | -0.3 to 10.0 | V |
| Power supply voltage (4) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | -0.3 to V0 | V |
| Input voltage |  | VIN | -0.3 to VDD +0.3 | V |
| Output voltage |  | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature |  | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP | Tstr | -55 to 100 | ${ }^{\circ} \mathrm{C}$ |
|  | Bare chip |  | -55 to 125 |  |



## Notes and Conditions

1. $\mathrm{V} s \mathrm{~s}=0 \mathrm{~V}$ is assumed for every voltage indicated above.
2. Voltage $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ must always keep up the condition of $\mathrm{V}_{0} \geqq \mathrm{~V}_{1} \geqq \mathrm{~V}_{2} \geqq \mathrm{~V}_{3} \geqq \mathrm{~V}_{4} \geqq \mathrm{Vss}^{2}$ and $\mathrm{Vout}^{\geqq} \geqq \mathrm{V}_{0} \geqq \mathrm{Vsss}$.
3. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

## 10. DC CHARACTERISTICS

Table 21
Vss $=0 \mathrm{~V}$, $\mathrm{V} D \mathrm{D}=3 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40 \sim 85^{\circ} \mathrm{C}$ unless otherwise noted.

| Item |  | Symbol | Condition | Standard value |  |  | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |  |
| Supply voltage(1) | Recommended operation |  | VdD | (Vss is used as the reference) | 2.7 | - | 3.3 | V | VDD *1 |
|  | Operational available | VdD | ( $\mathrm{V}_{\text {ss }}$ is used as the reference) | 1.8 | - | 3.6 | V |  |
| Supply voltage(2) | Recommended operation | VdD2 | ( $V_{\text {ss }}$ is used as the reference) | 1.8 | - | 5.0 | V | VDD2 *1 |
| Supply voltage(3) | Operational available | Vo | ( $\mathrm{V}_{\text {ss }}$ is used as the reference) | 4.5 | - | 9.0 |  | Vo *2 |
|  | Operational available | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ | ( $\mathrm{V}_{\text {ss }}$ is used as the reference) | $0.6 \times \mathrm{V} 0$ | - | Vo | V | $\mathrm{V}_{1}$, $\mathrm{V}_{2}$ |
|  | Operational available | V3, V4 | ( $\mathrm{V}_{\text {ss }}$ is used as the reference) | Vss | - | $0.4 \times \mathrm{V} 0$ |  | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |
| High-level input voltage |  | VIH |  | $0.7 \times \mathrm{VdD}$ | - | Vdd | V | *3 |
| Low-level input voltage |  | VIL |  | Vss | - | $0.3 \times$ Vdd | V |  |
| High-level output voltage |  | VOH | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | $0.7 \times \mathrm{VDD}$ | - | VDD | V | *4 |
| Low-level output voltage |  | Vol | $\mathrm{IOL}=0.5 \mathrm{~mA}$ | Vss | - | $0.3 \times \mathrm{VDD}$ | V |  |
| Input leak current |  | ILI | $\mathrm{VIN}=\mathrm{V} \mathrm{DD}$ or Vss | -1.0 | - | 1.0 | $\mu \mathrm{A}$ | *5 |
| Output leakage current |  | ILO |  | -3.0 | - | 3.0 | $\mu \mathrm{A}$ | *6 |
| LCD driver ON resistance |  | Ron | $\begin{aligned} & \mathrm{V} 0=7.0 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 2.0 | 5.0 | $\mathrm{K} \Omega$ | $\begin{aligned} & \text { SEGn, } \\ & \text { COMn *7 } \end{aligned}$ |
| Static current consumption |  | IDDQ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 0.01 | 5.0 | $\mu \mathrm{A}$ | Vdd,VdD2 |
| Output leak current |  | IoQ | $\begin{aligned} & \mathrm{V} 0=7.0 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 0.01 | 15.0 | $\mu \mathrm{A}$ | Vo |
| Input terminal capacitance |  | Cin | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  | 10.0 | 15.0 | pF |  |
| Oscillation frequency | Built-in oscillation | fosc | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 31.68 | 35.20 | 38.72 | kHz | *8 |
|  | External input | fCL |  | 35.2 | 70.4 | 140.8 |  | CL *8 |

Table 22

| Item |  | Symbol | Condition | Standard value |  |  | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. | Max. |  |  |
|  | Input voltage |  | VdD2 | When voltage is doubled (Vss is used as the reference) | 1.8 | - | 5.0 | V | VDD2 *1 |
|  |  | When voltage is tripled (Vss is used as the reference) |  | 1.8 | - | 3.3 |  |  |  |
|  |  | When voltage is quadrupled (Vss is used as the reference) |  | 1.8 | - | 2.5 |  |  |  |
|  | Boosted output voltage | Vout | (Vss is used as the reference) | - | - | 10.0 | Vout |  |  |
|  | Operating current of voltage adjustment circuit | Vout | (Vss is used as the reference) | 5.0 | - | 10.0 | Vout |  |  |
|  | V/F circuit operating voltage | Vo | (Vss is used as the reference) | 4.5 | - | 9.0 | Vo *9 |  |  |
|  | Reference voltage | Vreg | $\begin{aligned} & -0.1 \% /{ }^{\circ} \mathrm{C} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { (Vss is used as the reference) } \end{aligned}$ | 1.16 | 1.2 | 1.24 | *10 |  |  |

Note 1: Vss $=0 \mathrm{~V}$ is assumed for every voltage indicated.

Note 3: Operating the LSI is operated beyond the maximum absolute rating can damage it permanently. In the normal operation, it is desirable to use the LSI in compliance with its electric characteristics. If the LSI is used under any conditions conflicting with its electric characteristics, not only its malfunctioning but also serious loss of reliability can result.
$\diamond$ Dynamic operating current (1) - When display is turned on with the built-in power supply being disconnected $\left[\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$ and output under no-load].
Following shows current consumed by entire IC when external power supply is used.
Table 23-1 Display: All-white

| Item | Symbol | Requirement | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6*** | Iss(1) | V DD $=$ VDD2 $=1.8 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V}$ | - | 23 | 48 | $\mu \mathrm{A}$ | 11 |
|  | Iss(1) | V DD $=\mathrm{V}_{\text {dD } 2=1.8 \mathrm{~V}, \mathrm{~V}_{0}=9.0 \mathrm{~V}}$ | - | 25 | 50 |  |  |

Table 23-2 Display: Checker pattern

| Item | Symbol | Requirement | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6*** | Iss(1) | V $\mathrm{DD}=\mathrm{V}_{\text {dD2 }}=1.8 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V}$ | - | 26 | 54 | $\mu \mathrm{A}$ | *11 |
|  | Iss(1) |  | - | 29 | 57 |  |  |

$\diamond$ Dynamic operating current (2) - When display is turned on with the built-in power supply being connected $\left[\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$ and output under no-load].

Table 24-1 Display: All-white

| Item | Symbol | Requirement | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6*** | Iss(2) | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V}$, and voltage is tripled. | - | 68 | 101 | $\mu \mathrm{A}$ | *12 |
|  | Iss(2) | $V_{D D}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V},$ and voltage is tripled. | - | 79 | 112 |  |  |

Table 24-2 Display: Checker pattern

| Item | Symbol | Requirement | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6*** | Iss(2) | $\text { VDD=1.8V, VDD2=3.3V, } \mathrm{V}_{0}=7.2 \mathrm{~V} \text {, }$ and voltage is tripled. | - | 75 | 103 | $\mu \mathrm{A}$ | *12 |
|  | Iss(2) | $V_{D D}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}, \mathrm{~V}_{0}=7.2 \mathrm{~V}$, and voltage is tripled. | - | 87 | 112 |  |  |

$\diamond$ Current consumption in the power save mode $\left[\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$ and output under no-load]
Table 25

| Item | Symbol | Requirement | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15A6 $^{* *}$ | $\operatorname{Iss}(3)$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD} 2}=1.8 \sim 3.6 \mathrm{~V}$ | - | 0.01 | 5 | $\mu \mathrm{~A}$ |  |

## [Reference data 1]

$\diamond$ Dynamic operating current (1) - When LCD display is turned on with external power supply being connected (Allwhite display)


Figure 16

Conditions:
Built-in power supply OFF
External power supply ON
VdD2-Vss $=1.8 \mathrm{~V}$
Vdd-Vss $=1.8 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=7.2 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=9.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Display pattern: All-white.
Remarks: See * 11 .
$\diamond$ Dynamic operating current (1) - When LCD display is turned on with external power supply being connected (Checker pattern display)


Conditions:
Built-in power supply OFF
External power supply ON
Vdd2-Vss $=1.8 \mathrm{~V}$
VDd-Vss $=1.8 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=7.2 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=9.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Display pattern: Checker.
Remarks: See * 11 .

Figure 17

## [Reference data 2]

$\diamond$ Dynamic operating current (2) - When LCD display is turned on with built-in power supply being connected (Allwhite display)


Conditions:
Built-in power supply ON
Voltage tripled
VDD2-Vss $=3.3 \mathrm{~V}$
$\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {sS }}=1.8 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{V}_{\text {ss }}=7.2 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=9.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Display pattern: All-white.
Remarks: See * 12 .

Figure 18
$\diamond$ Dynamic operating current (2) - When LCD display is turned on with built-in power supply being connected (Checker pattern display)


Conditions:
Built-in power supply ON
Voltage tripled
Vdd2-Vss $=3.3 \mathrm{~V}$
Vid-Vss $=1.8 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=7.2 \mathrm{~V}$
$\mathrm{V}_{0}-\mathrm{Vss}=9.0 \mathrm{~V}$
$\mathrm{Ta}=25^{\circ} \mathrm{C}$
Display pattern: Checker.
Remarks: See * 12 .

Figure 19

## [Reference data 3]

$\diamond$ Dynamic operating current (3) - During an access is being made


This chart shows current consumption when the checker pattern write is constantly implemented in fcyc.
Iss (1) alone is consumed when an access is not taking place.

## Conditions:

Built-in power supply OFF External power supply ON
Vdd2-Vss=3.0V
Vo-Vss=9.0V
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

Figure 20

## [Reference data 4]

$\diamond$ Operating voltage range of VDD and Vo systems.


Figure 21

## [Reference items]

* 1 : Although wide operating voltage range is warranted, an exemption to it is when an access made by MPU is accompanied with radical voltage fluctuations.
*2 : See Figure 21 for the operating voltage range of $V_{D D}$ and $V_{0}$ systems. It is applicable when an external power supply is used.
* 3 : A0, D0 to D5, D6 (SCL), D7 (SI), $\overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{CS}, \mathrm{CL}, \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and $\overline{\mathrm{RES}}$ pins. V $\mathrm{V}=0.8 \times \mathrm{V}_{\mathrm{dD}}$ to $\mathrm{V}_{\mathrm{dd}}$, $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}$ ss to $0.2 \times \mathrm{V}_{\mathrm{DD}}$ when $\mathrm{V} \mathrm{dD}=1.8 \mathrm{~V}$ to 2.7 V .
* 4 : D0 to D 7 pins. $\mathrm{Ioh}=-0.25 \mathrm{~mA}$, $\mathrm{IoL}=0.25 \mathrm{~mA}$ when $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V .
* 5 : $\mathrm{A} 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \overline{\mathrm{CS}}, \mathrm{C} 86, \mathrm{CL}$ and $\overline{\mathrm{RES}}$ pins.
* 6 : It is applicable when D0 to D5, D6 (SCL) and D7 (SI) pins are placed in high impedance.
* 7 : It represents the resistance value to be employed when 0.1 V is applied across the output pin SEGn or COMn and respective power terminals ( $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and V 4 ). It must be selected within the operating voltage range (3). Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}$ ( $\Delta \mathrm{I}$ represents the current conducted when 0.1 V is applied when the power supply is turned on).
* 8 : For the relationship between the oscillating frequency and frame frequency, refer to Table 6 . External inputs listed in the standard value space are recommended values.
* 9 : Adjustment of the $V_{0}$ voltage adjustment circuit must be done within the operating voltage range of the voltage follower circuit.
* 10 : The built-in reference voltage source of the Vo voltage adjustment circuit. Two types of Vreg temperature gradients are supported by the SED15A6; (1) Approximately $-0.1 \% /{ }^{\circ} \mathrm{C}$ and (2) External input.
* 11/12 : The built-in oscillation circuit is used. It indicates current consumed by the independent IC when the display is turned on. Current consumption of the SED15A6 indicated here is one when the $1 / 6$ bias mode is turned on. It does not includes current consumed due to the LCD panel capacity or wiring capacity (driver output is under no-load). These values are applicable when an access is not made by MPU.
* 12 : These values are applicable when the $\mathrm{V}_{0}$ voltage adjusting built-in resistors are used on an SED15A6 model with VReg optional temperature gradient of $-0.1 \% /{ }^{\circ} \mathrm{C}$.


## 11. AC CHARACTERISTICS

System Bus Read/Write Characteristics 1 (For the 8080-series MPU)


Figure 22

Table 26
[VDD=2.7V to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taw |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 500 | - |  |
| Control LOW pulse width( $\overline{\mathrm{WR}})$ | $\overline{\mathrm{WR}}$ | tcCLW |  | 100 | - |  |
| Control LOW pulse width( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tccle |  | 200 | - |  |
| Control HIGH pulse width(WR) | WR | tcchw |  | 100 | - |  |
| Control HIGH pulse width( $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcchr |  | 100 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 70 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | tacc8 | CL=100pF | - | 180 |  |
| Output disable time |  | tон8 |  | 10 | 100 |  |

Table 27
［VDD＝1．8V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ］

| Item | Signal | Symbol | Condition | Min． | Max． | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | tah8 |  | 0 | － | ns |
| Address setup time |  | taw |  | 0 | － |  |
| System cycle time |  | tcyc8 |  | 1000 | － |  |
| Control LOW pulse width（⿳一⿰口口 | $\overline{\mathrm{WR}}$ | tcclw |  | 150 | － |  |
| Control LOW pulse width（ $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcclr |  | 300 | － |  |
| Control HIGH pulse width（ $\overline{\mathrm{WR}})$ | $\overline{\mathrm{WR}}$ | tcchw |  | 150 | － |  |
| Control HIGH pulse width（ $\overline{\mathrm{RD}})$ | $\overline{\mathrm{RD}}$ | tcCHR |  | 150 | － |  |
| Data setup time | D7 to D0 | tDS8 |  | 120 | － |  |
| Data hold time |  | tDH8 |  | 0 | － |  |
| Access time |  | taccs | CL＝100pF | － | 260 |  |
| Output disable time |  | toh8 |  | 10 | 200 |  |

＊1．The input signal rise time and fall time（ $\mathrm{tr}, \mathrm{tf}$ ）is specified at 15 ns or less．When the system cycle time is extremely fast，it is specified by（tr，tf）$\leqq(t c y C 8-t \mathrm{tcLLw}-\mathrm{tcchw})$ or（tr，tf）$\leqq(\mathrm{tcyC8}-\mathrm{tcCle}-\mathrm{tcchr})$ ．
＊2．Every timing is specified on the basis of $20 \%$ and $80 \%$ of VdD．
＊3．tcclw and tcclr are specified by the overlap period in which $\overline{\mathrm{CS}}$ is＂ 0 ＂and $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ are＂ 0 ＂．
＊4．Timing of A 0 is determined by the overlap period in which $\overline{\mathrm{CS}}$ is LOW and $\overline{\mathrm{WR}}$ and $\overline{\mathrm{RD}}$ are LOW，too．

System Bus Read/Write Characteristics 2 (For the 6800-series MPU)


Figure 23
Table 28
[VDD=2.7V to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | $\begin{gathered} \text { Units } \\ \hline \text { ns } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time <br> Address setup time |  | A0, | tah6 |  | 0 | - |  |
|  |  | $\overline{\mathrm{WR}}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 500 | - |  |
| Enable | width | E | tewhw |  | 100 | - |  |
| HIGH pulse width | Read |  | tEWHR |  | 200 | - |  |
| Enable | width |  | tewLw |  | 100 | - |  |
| LOW pulse width | Read |  | tewLR |  | 100 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 70 | - |  |
|  |  | tDH6 |  | 0 | - |  |
| Access time <br> Output disable time |  |  | tacc6 | CL=100pF | - | 180 |  |
|  |  | tон6 |  | 10 | 100 |  |

Table 29
[VDD= $=1.8 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | Units <br> ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time |  | A0, | tah6 |  | 0 | - |  |
|  |  | $\overline{\mathrm{WR}}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 1000 | - |  |
| Enable | width | E | tewhw |  | 150 | - |  |
| HIGH pulse width | Read |  | tEWHR |  | 300 | - |  |
| Enable | width |  | tewlw |  | 150 | - |  |
| LOW pulse width | Read |  | tewLR |  | 150 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 120 | - |  |
|  |  | tDH6 |  | 0 | - |  |  |
| Access time Output disable time |  |  | tacce | CL=100pF | - | 260 |  |
|  |  | tон6 |  | 10 | 200 |  |  |

* 1. The input signal rise time and fall time ( $\mathrm{tr}, \mathrm{tf}$ ) is specified at 15 ns or less. When the system cycle time is extremely fast, it is specified by ( $\mathrm{tr}, \mathrm{tf}$ ) $\geqq$ ( $\mathrm{tCYC6}$-tEWHW-tEWLW) or $(\mathrm{tr}, \mathrm{tf}) \geqq$ ( $\mathrm{tCYC6}$-tEWHR-tEWLR).
* 2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vdd.
* 3. tewhw and tewhr are specified by the overlap period in which $\overline{\mathrm{CS}}$ is " 0 " and E is " 1 ".
* 4. Timing of $\mathrm{A}_{0}$ is determined by the overlap period in which $\overline{\mathrm{CS}}$ is LOW and E is HIGH.


## Serial interface



Figure 24

Table 30
[VDD=2.7V to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 125 | - | ns |
| Serial clock HIGH pulse width |  | tSHW |  | 50 | - |  |
| Serial clock LOW pulse width |  | tSLw |  | 50 | - |  |
| Address setup time | AO | tSAS |  | 75 | - |  |
| Address hold time |  | tSAH |  | 75 | - |  |
| Data setup time | SI | tSDS |  | 50 | - |  |
| Data hold time |  | tSDH |  | 50 | - |  |
| $\overline{\mathrm{CS}}$ serial clock time | $\overline{\mathrm{CS}}$ | tCSS |  | 75 | - |  |
|  |  | tCSH |  | 75 | - |  |

Table 31
[VDD $=1.8 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 200 | - | ns |
| Serial clock HIGH pulse width |  | tSHw |  | 75 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 75 | - |  |
| Address setup time | AO | tSAS |  | 75 | - |  |
| Address hold time |  | tSAH |  | 75 | - |  |
| Data setup time | SI | tSDS |  | 50 | - |  |
| Data hold time |  | tSDH |  | 50 | - |  |
| $\overline{\text { CS }}$ serial clock time | $\overline{\text { CS }}$ | tCSS |  | 100 | - |  |

Note: 1. The input Signal rise and fall times must be with in 15 ns.
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## Reset timing



Figure 25

Table 32
[VDD=2.7V to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tr |  | - | 1000 | ns |
| Reset LOW pulse width | $\overline{\mathrm{RES}}$ | tRW |  | 1000 | - |  |

Table 33
[VDD=1.8V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR |  | - | 1500 | ns |
| Reset LOW pulse width | $\overline{R E S}$ | tRW |  | 1500 | - |  |

Note : 1. The input Signal rise and fall times must be with in 15 ns .
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## 12. MPU INTERFACE (EXAMPLES)

The SED15A6 series can be directly connected to the 80 series MPU or 68 series MPU. Adding a serial interface allows you to drive the SED15A6 with less number of signal lines.

After initialization is completed from the $\overline{\mathrm{RES}}$ pin, make sure that respective input pins on the SED15A6 series are normally controlled.
(1) 80 series MPU


Figure 26
(2) 68 series MPU


Figure 27
(3) Serial interface


Figure 28

# 13. SED15B1 Series 

Rev. 1.1

## Contents

1. DESCRIPTION ..... 13-1
2. FEATURES ..... 13-1
3. BLOCK DIAGRAM ..... 13-2
4. PIN DIMENSIONS ..... 13-3
5. PIN DESCRIPTION ..... 13-6
6. FUNCTIONAL DESCRIPTION ..... 13-8
7. COMMANDS ..... 13-24
8. COMMAND DESCRIOTION ..... 13-32
9. ABSOLUTE MAXIMUM RATING ..... 13-36
10. ELECTRICAL CHARACTERISTICS ..... 13-37
11. THE MPU INTERFACE (REFERENCE EXAMPLES) ..... 13-53
12. NOTES ..... 13-54

## 1. DESCRIPTION

The SED15B1 series is a single-chip liquid crystal display (=LCD) driver for dot-matrix LCDs that can be connected directly to a microprocessor (=MPU) bus. It accepts 8-bit parallel or serial display data from a MPU, stores it in an on-chip display data RAM (=DDRAM), and generates a LCD drive signal independent of the MPU clock.
The use of the on-chip DDRAM of $65 \times 132$ bits and a one-to-one correspondence between LCD panel pixel dots and on-chip DDRAM bits offer high flexibility in graphic display.
The SED15B1 series does not need external operation clock for DDRAM read/write operations, and has a onchip LCD power supply circuit featuring very low current consumption with few external components, and moreover has a on-chip CR oscillator circuit.
Consequently, the SED15B1 can be realize a highperformance handy display system with a minimum current consumption and the fewest components.

## 2. FEATURES

- Direct display by DDRAM : Bit data of DDRAM " 0 " .... a dot of display is OFF " 1 ".... a dot of display is ON
(at Display normal)
- DDRAM capacity : $65 \times 132=8580$ bits
- High-speed 8-bit Serial interface/8-bit MPU interface (The chip can be connected directly to both the 8080series MPUs and the 6800-series MPUs) .
- Many command functions :

Display ON/OFF, Display normal/reverse, Display all points ON/OFF,
Page address set, Column address set, Display start line address set,
Segment/Common driver direction select,
Display data Read/Write ,Read modify write,
Power control set, Electronic contrast control, LCD bias set,
Power saver, Reset

- On-chip low power supply circuit for LCD driving voltage generation
Booster circuit (with boost ratios of Double/Triple/ Quadruple/Quintuple)
Voltage regulator circuit (with high-accuracy electronic voltage adjustment function)
Voltage follower (with V1 to V4 voltage dividing resistors)
- On-chip CR oscillation circuit (external clock can also be input.)
- Very low power consumption
- Power supply :

Logic power supply : VDD-VSS=1.7 to 5.5 V
Booster reference supply : VDD2-VsS=1.7 to 5.5 V
LCD driving power supply : Vo-Vss=4.5 to 16.0 V

- Wide range of operating temperatures -40 to $85^{\circ} \mathrm{C}$
- CMOS process
- Package : Au bump chip and TCP
- These ICs are not designed for strong radio/optical activity proof.


## Series Specifications

| Product Name | Duty | Bias | SEG Dr | COM Dr | Vreg <br> Temperature <br> Gradient | Voltage <br> Condition | Shipping Forms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1D0B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Internal voltage | Bare Chip |
| ${ }^{*}$ SED15B1D1B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Vo or Vout <br> external voltage | Bare Chip |
| ${ }^{*}$ SED15B1D2B | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ | Vo $\sim$ V4 extarnal <br> voltage | Bare Chip |
| ${ }^{*}$ SED15B1T0* | $1 / 65$ | $1 / 9,1 / 7$ | 132 | 65 | $-0.05 \% /$ |  | TCP |

* : Start the development on demands
**: Under development


## 3. BLOCK DIAGRAM



## 4. PIN DIMENSIONS



Pad Center Coordinates

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | (NC) | 4852 | 1248 |
| 2 | (NC) | 4722 |  |
| 3 | TEST0 | 4592 |  |
| 4 | TEST1 | 4462 |  |
| 5 | TEST2 | 4332 |  |
| 6 | Vss | 4202 |  |
| 7 | TEST3 | 4072 |  |
| 8 | TEST4 | 3942 |  |
| 9 | TEST5 | 3812 |  |
| 10 | RES | 3682 |  |
| 11 | $\overline{\mathrm{CS}}$ | 3552 |  |
| 12 | Vss | 3422 |  |
| 13 | $\overline{\text { WR }}$ | 3292 |  |
| 14 | $\overline{\mathrm{RD}}$ | 3162 |  |
| 15 | VDD | 3032 |  |
| 16 | CL | 2902 |  |
| 17 | A0 | 2772 |  |
| 18 | D7,SI | 2642 |  |
| 19 | D6,SCL | 2512 |  |
| 20 | D5 | 2382 |  |
| 21 | D4 | 2252 |  |
| 22 | D3 | 2122 |  |
| 23 | D2 | 1992 |  |
| 24 | D1 | 1862 |  |
| 25 | D0 | 1732 |  |
| 26 | VDD | 1602 |  |
| 27 | VDD | 1472 |  |
| 28 | VDD | 1342 |  |
| 29 | VDD2 | 1212 |  |
| 30 | VDD2 | 1082 |  |
| 31 | VdD2 | 952 |  |
| 32 | TEST6 | 822 |  |
| 33 | Vdd | 692 |  |
| 34 | P/S | 562 |  |
| 35 | C86 | 432 |  |
| 36 | Vss | 302 |  |
| 37 | TEST7 | 172 |  |
| 38 | TEST8 | 3 |  |
| 39 | TEST9 | -166 |  |
| 40 | Vss | -335 |  |
| 41 | Vss | -465 |  |
| 42 | Vss | -595 |  |
| 43 | (NC) | -725 |  |
| 44 | Vout | -855 |  |
| 45 | Vout | -985 |  |
| 46 | Vout | -1115 |  |
| 47 | (NC) | -1245 |  |
| 48 | TEST10 | -1414 |  |
| 49 | TEST11 | -1583 |  |
| 50 | TEST12 | -1713 | $\nabla$ |


| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 51 | TEST13 | -1882 | 1248 |
| 52 | Vss | -2051 |  |
| 53 | VR | -2181 |  |
| 54 | Vo | -2311 |  |
| 55 | $\mathrm{V}_{1}$ | -2441 |  |
| 56 | V2 | -2571 |  |
| 57 | V3 | -2701 |  |
| 58 | V4 | -2831 |  |
| 59 | CAP2+ | -2961 |  |
| 60 | CAP2+ | -3091 |  |
| 61 | CAP2- | -3221 |  |
| 62 | CAP2- | -3351 |  |
| 63 | CAP4+ | -3481 |  |
| 64 | CAP4- | -3611 |  |
| 65 | Vout | -3741 |  |
| 66 | CAP1+ | -3871 |  |
| 67 | CAP1+ | -4001 |  |
| 68 | CAP1- | -4131 |  |
| 69 | CAP1- | -4261 |  |
| 70 | CAP3+ | -4391 |  |
| 71 | CAP3+ | -4521 |  |
| 72 | (NC) | -4651 |  |
| 73 | (NC) | -4781 | $\downarrow$ |
| 74 | (NC) | -5255 | 1264 |
| 75 | (NC) |  | 1194 |
| 76 | COM31 |  | 1124 |
| 77 | COM30 |  | 1054 |
| 78 | COM29 |  | 984 |
| 79 | COM28 |  | 913 |
| 80 | COM27 |  | 843 |
| 81 | COM26 |  | 774 |
| 82 | COM25 |  | 703 |
| 83 | COM24 |  | 633 |
| 84 | COM23 |  | 562 |
| 85 | COM22 |  | 492 |
| 86 | COM21 |  | 422 |
| 87 | COM20 |  | 352 |
| 88 | COM19 |  | 282 |
| 89 | COM18 |  | 211 |
| 90 | COM17 |  | 141 |
| 91 | COM16 |  | 71 |
| 92 | COM15 |  | , |
| 93 | COM14 |  | -69 |
| 94 | COM13 |  | -140 |
| 95 | COM12 |  | -210 |
| 96 | COM11 |  | -280 |
| 97 | COM10 |  | -350 |
| 98 | COM9 |  | -420 |
| 99 | COM8 |  | -491 |
| 100 | COM7 | $\checkmark$ | -561 |


| $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 101 | COM6 | -5255 | -631 |
| 102 | COM5 |  | -701 |
| 103 | COM4 |  | -771 |
| 104 | COM3 |  | -842 |
| 105 | COM2 |  | -912 |
| 106 | COM1 |  | -982 |
| 107 | COMO |  | -1052 |
| 108 | COMS |  | -1122 |
| 109 | (NC) |  | -1193 |
| 110 | (NC) | $\checkmark$ | -1263 |
| 111 | (NC) | -4738 | -1248 |
| 112 | (NC) | -4668 |  |
| 113 | SEG0 | -4598 |  |
| 114 | SEG1 | -4528 |  |
| 115 | SEG2 | -4458 |  |
| 116 | SEG3 | -4388 |  |
| 117 | SEG4 | -4317 |  |
| 118 | SEG5 | -4247 |  |
| 119 | SEG6 | -4177 |  |
| 120 | SEG7 | -4107 |  |
| 121 | SEG8 | -4037 |  |
| 122 | SEG9 | -3966 |  |
| 123 | SEG10 | -3896 |  |
| 124 | SEG11 | -3826 |  |
| 125 | SEG12 | -3756 |  |
| 126 | SEG13 | -3686 |  |
| 127 | SEG14 | -3615 |  |
| 128 | SEG15 | -3545 |  |
| 129 | SEG16 | -3475 |  |
| 130 | SEG17 | -3405 |  |
| 131 | SEG18 | -3335 |  |
| 132 | SEG19 | -3264 |  |
| 133 | SEG20 | -3194 |  |
| 134 | SEG21 | -3124 |  |
| 135 | SEG22 | -3054 |  |
| 136 | SEG23 | -2984 |  |
| 137 | SEG24 | -2913 |  |
| 138 | SEG25 | -2843 |  |
| 139 | SEG26 | -2773 |  |
| 140 | SEG27 | -2703 |  |
| 141 | SEG28 | -2633 |  |
| 142 | SEG29 | -2562 |  |
| 143 | SEG30 | -2492 |  |
| 144 | SEG31 | -2422 |  |
| 145 | SEG32 | -2352 |  |
| 146 | SEG33 | -2282 |  |
| 147 | SEG34 | -2211 |  |
| 148 | SEG35 | -2141 |  |
| 149 | SEG36 | -2071 |  |
| 150 | SEG37 | -2001 | $\checkmark$ |

Unit: $\mu \mathrm{m}$

| $\begin{aligned} & \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y | $\begin{aligned} & \hline \text { PAD } \\ & \text { No. } \end{aligned}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 151 | SEG38 | -1931 | -1248 | 201 | SEG88 | 1579 | -1248 |
| 152 | SEG39 | -1860 |  | 202 | SEG89 | 1650 |  |
| 153 | SEG40 | -1790 |  | 203 | SEG90 | 1720 |  |
| 154 | SEG41 | -1720 |  | 204 | SEG91 | 1790 |  |
| 155 | SEG42 | -1650 |  | 205 | SEG92 | 1860 |  |
| 156 | SEG43 | -1580 |  | 206 | SEG93 | 1930 |  |
| 157 | SEG44 | -1509 |  | 207 | SEG94 | 2001 |  |
| 158 | SEG45 | -1439 |  | 208 | SEG95 | 2071 |  |
| 159 | SEG46 | -1369 |  | 209 | SEG96 | 2141 |  |
| 160 | SEG47 | -1299 |  | 210 | SEG97 | 2211 |  |
| 161 | SEG48 | -1229 |  | 211 | SEG98 | 2281 |  |
| 162 | SEG49 | -1158 |  | 212 | SEG99 | 2352 |  |
| 163 | SEG50 | -1088 |  | 213 | SEG100 | 2422 |  |
| 164 | SEG51 | -1018 |  | 214 | SEG101 | 2492 |  |
| 165 | SEG52 | -948 |  | 215 | SEG102 | 2562 |  |
| 166 | SEG53 | -878 |  | 216 | SEG103 | 2632 |  |
| 167 | SEG54 | -807 |  | 217 | SEG104 | 2703 |  |
| 168 | SEG55 | -737 |  | 218 | SEG105 | 2773 |  |
| 169 | SEG56 | -667 |  | 219 | SEG106 | 2843 |  |
| 170 | SEG57 | -597 |  | 220 | SEG107 | 2913 |  |
| 171 | SEG58 | -527 |  | 221 | SEG108 | 2983 |  |
| 172 | SEG59 | -456 |  | 222 | SEG109 | 3054 |  |
| 173 | SEG60 | -386 |  | 223 | SEG110 | 3124 |  |
| 174 | SEG61 | -316 |  | 224 | SEG111 | 3194 |  |
| 175 | SEG62 | -246 |  | 225 | SEG112 | 3264 |  |
| 176 | SEG63 | -176 |  | 226 | SEG113 | 3334 |  |
| 177 | SEG64 | -105 |  | 227 | SEG114 | 3405 |  |
| 178 | SEG65 | -35 |  | 228 | SEG115 | 3475 |  |
| 179 | SEG66 | 35 |  | 229 | SEG116 | 3545 |  |
| 180 | SEG67 | 105 |  | 230 | SEG117 | 3615 |  |
| 181 | SEG68 | 175 |  | 231 | SEG118 | 3685 |  |
| 182 | SEG69 | 246 |  | 232 | SEG119 | 3756 |  |
| 183 | SEG70 | 316 |  | 233 | SEG120 | 3826 |  |
| 184 | SEG71 | 386 |  | 234 | SEG121 | 3896 |  |
| 185 | SEG72 | 456 |  | 235 | SEG122 | 3966 |  |
| 186 | SEG73 | 526 |  | 236 | SEG123 | 4036 |  |
| 187 | SEG74 | 597 |  | 237 | SEG124 | 4107 |  |
| 188 | SEG75 | 667 |  | 238 | SEG125 | 4177 |  |
| 189 | SEG76 | 737 |  | 239 | SEG126 | 4247 |  |
| 190 | SEG77 | 807 |  | 240 | SEG127 | 4317 |  |
| 191 | SEG78 | 877 |  | 241 | SEG128 | 4387 |  |
| 192 | SEG79 | 948 |  | 242 | SEG129 | 4458 |  |
| 193 | SEG80 | 1018 |  | 243 | SEG130 | 4528 |  |
| 194 | SEG81 | 1088 |  | 244 | SEG131 | 4598 |  |
| 195 | SEG82 | 1158 |  | 245 | (NC) | 4668 |  |
| 196 | SEG83 | 1228 |  | 246 | (NC) | 4738 | $\checkmark$ |
| 197 | SEG84 | 1299 |  | 247 | (NC) | 5248 | -1225 |
| 198 | SEG85 | 1369 |  | 248 | COM32 |  | -1155 |
| 199 | SEG86 | 1439 |  | 249 | COM33 |  | -1085 |
| 200 | SEG87 | 1509 | $\checkmark$ | 250 | COM34 | $\downarrow$ | -1015 |


| $\begin{array}{\|l\|} \hline \text { PAD } \\ \text { No. } \end{array}$ | Pin Name | X | Y |
| :---: | :---: | :---: | :---: |
| 251 | COM35 | 5248 | -944 |
| 252 | COM36 |  | -874 |
| 253 | COM37 |  | -804 |
| 254 | COM38 |  | -734 |
| 255 | COM39 |  | -664 |
| 256 | COM40 |  | -593 |
| 257 | COM41 |  | -523 |
| 258 | COM42 |  | -453 |
| 259 | COM43 |  | -383 |
| 260 | COM44 |  | -313 |
| 261 | COM45 |  | -242 |
| 262 | COM46 |  | -172 |
| 263 | COM47 |  | -102 |
| 264 | COM48 |  | -32 |
| 265 | COM49 |  | 38 |
| 266 | COM50 |  | 109 |
| 267 | COM51 |  | 179 |
| 268 | COM52 |  | 249 |
| 369 | COM53 |  | 319 |
| 270 | COM54 |  | 389 |
| 271 | COM55 |  | 460 |
| 272 | COM56 |  | 530 |
| 273 | COM57 |  | 600 |
| 274 | COM58 |  | 670 |
| 275 | COM59 |  | 740 |
| 276 | COM60 |  | 811 |
| 277 | COM61 |  | 881 |
| 278 | COM62 |  | 951 |
| 279 | COM63 |  | 1021 |
| 280 | COMS |  | 1091 |
| 281 | (NC) |  | 1162 |
| 282 | (NC) | $\checkmark$ | 1232 |

## 5. PIN DESCRIPTION

## Power supply pins

| Name | 1/0 | Description |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Supply | Power supply. Connect to MPU power pin Vcc. |  |  | 5 |
| VDD2 | Supply | Externally-input reference power supply for booster circuit. |  |  | 3 |
| Vss | Supply | This is a 0 V terminal connected to the system GND. |  |  | 7 |
| $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \end{aligned}$ | Supply | Multi-level power supply for LCD drive. The voltages are determined by LCD cell. The voltages should maintain the following relationship : $\mathrm{V}_{0} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{V}_{4} \geq \mathrm{Vss}$. <br> When on-chip power supply circuit turns on, Vo voltage are generated, and the following voltages are generated to $\mathrm{V}_{1}$ to $\mathrm{V}_{4}$. Either voltage can be selected by LCD bias set command. |  |  | 5 |

## LCD power supply circuit pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CAP1+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP1- | O | Boosting capacitor negative connection pin. | 2 |
| CAP2+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP2- | O | Boosting capacitor negative connection pin. | 2 |
| CAP3+ | O | Boosting capacitor positive connection pin. | 2 |
| CAP4+ | O | Boosting capacitor positive connection pin. | 2 |
| VoUT | O | Booster output. | 4 |
| VR | I | Voltage adjustment pin. Provides Vo voltage using external resistors. <br> When internal resistors are used, this pin cannot be used. | 1 |

## System bus connection pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| D7 to D0 | I/O | 8-bit bi-directional data bus to be connected to the standard 8-bit or <br> 16-bit MPU data bus. <br> When the serial interface is selected (P/S=LOW) ; <br> D7 : Serial data input (SI) <br> D6 : Serial clock input (SCL) | 8 |
| (SI) <br> (SCL) | I | Control/data flag input. <br> A0=HIGH : The data on D7 to D0 is display data. <br> A0=LOW : The data on D7 to D0 is control data. | 1 |
| A0 | I | Chip select input. Data input is enable when $\overline{\text { CS } \text { is low. }}$ | 1 |
| $\overline{\mathrm{CS}}$ | I | When $\overline{\text { RES } \text { is caused to go low, initialization is executed. }}$ <br> A reset operation is performed at the RES signal level. | 1 |
| $\overline{\text { RES }}$ |  |  |  |



## LCD driver pins

| Name | I/O | Description | Number of <br> pins |
| :--- | :---: | :--- | :---: |
| CL | I | External clock input. When external clock is halted, CL must be LOW. <br> If internal clock (on-chip CR oscillation circuit) is selected, CL <br> connected to VDD. | 1 |
| SEG0 to <br> SEG131 | O | LCD segment driver output. | 132 |
| COM0 to <br> COM63 | O | LCD common driver output. | 64 |
| COMS | O | LCD common driver output for the indicator. When it is not used, <br> it is made open. | 2 |

## Test pins

| Name | I/O | Description | Number of <br> pins |
| :---: | :---: | :---: | :---: |
| TEST0 to <br> TEST13 | I/O | These are terminals for IC chip testing. Please set to open. | 14 |

## Note and caution

- If control signal from MPU is HZ, an over-current may flow through the IC. A protection is required to prevent the HZ signal at the input pins.


## 6. FUNCTIONAL DESCRIPTION

## Microprocessor Interface

## Interface type selection

The SED15B1 series can transfer data via 8-bit bidirectional data buses (D7 to D0) or via serial data input (SI). Through selecting the P/S pin polarity to the HIGH
or LOW, it is possible to select either 8-bit parallel data input or 8 -bit serial data input as shown in Table 1.

## Table 1

| P/S | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | C86 | D7 | D6 | D5 to D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:Parallel Input | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | C 86 | D 7 | D 6 | D5 to D0 |
| LOW:Serial Input | $\overline{\mathrm{CS}}$ | A0 | - | - | - | SI | SCL | - |

- : HIGH, LOW or Open


## Parallel interface

When the parallel interface has been selected ( $\mathrm{P} / \mathrm{S}=$ HIGH), then it is possible to connect directly to either an

8080-series MPU or a 6800 -series MPU (as shown in Table 2) by selecting C86 pin to either HIGH or LOW.

## Table 2

| C86 | $\overline{\mathbf{C S}}$ | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH:6800-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | E | $\mathrm{R} \overline{\mathrm{W}}$ | D7 to D0 |
| LOW:8080-series MPU bus | $\overline{\mathrm{CS}}$ | A0 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | D7 to D0 |

Moreover, the SED15B1 series identifies the data bus signal according to $A 0, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}})$ signals, as shown in Table 3.

Table 3

| Common | 6800-series | $\mathbf{8 0 8 0}$-series |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A 0}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ |  |
| 1 | 1 | 0 | 1 | Reads the display data |
| 1 | 0 | 1 | 0 | Writes the display data |
| 0 | 0 | 1 | 0 | Writes control data (command) |

## Serial interface

When the serial interface has been selected ( $\mathrm{P} / \mathrm{S}=$ LOW), only writing display data and control data is possible by four input signals. The serial data input (SI) and serial clock input (SCL) are enabled when $\overline{\mathrm{CS}}$ is low. When chip is not selected, the shift register and counter which compose serial interface are reset. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7,D6 through D0, in this order. This data is converted to 8 bits parallel data
in the rising edge of the eighth serial clock for the processing.
The A0 input is used to determine whether the serial data input is display data or command data; when $\mathrm{A} 0=\mathrm{HIGH}$, the data is display data, and when A $0=\mathrm{LOW}$ then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active.
Figure 1 is a serial interface signal chart.


Figure 1

* When the chip is not active, the shift registers and the counter are reset to their states.
* Reading is not possible while in serial interface mode.
* Caution is required on the SCL signal when it comes to line-end reflections and external noise. We recommend that operation be rechecked on the actual equipment.


## Chip select input

The MPU interface (either parallel or serial) is enabled only when $\overline{\mathrm{CS}}=\mathrm{LOW}$.
When the chip select is inactive, D7 to D0 enter a high impedance state, and A0, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs are disabled. When the serial interface is selected, the shift register and the counter are reset.

## Access to DDRAM and internal registers

In accessing the DDRAM and the internal registers of the SED15B1 series, the MPU is required to satisfy the only cycle time (tCYC), and is not needed to consider the wait time. Accordingly, it is possible to transfer data at higher speed.

In order to realize the higher speed accessing, the SED15B1 series can perform a type of pipeline processing between LSIs using bus holder of internal data bus when data is sent from/to the MPU. For example, when the MPU writes data to the DDRAM, once the data is stored in the bus holder, then it is written to the DDRAM before the next data write cycle. And when the MPU reads the contents of the DDRAM, the first data read cycle (dummy read cycle) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. Thus, there is a certain restriction in the DDRAM read sequence. When an address is set, the specified address data is NOT output at the immediately following read instruction. The address data is output during second data read. A single dummy read must be inserted after address setup and after write cycle (refer to Figure 2).


Figure 2

## DDRAM and page/column address circuit

The DDRAM stores pixel data for LCD. It is a 65 -row ( 8 page by 8 bit +1 ) by 132 -column addressable array.


As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD common direction.


Figure 3

Each pixel can be selected when page address and column address are specified(refer to Figure 5).
The MPU issues Page address set command to change the page and access to another page. Page address 8 (D3,D2,D1,D0 $=1,0,0,0$ ) is DDRAM area dedicate to the indicator, and display data D0 is only valid.
The DDRAM column address is specified by Column address set command. The specified column address is
automatically incremented by +1 when a Display data read/write command is entered. After the last column address $(83 \mathrm{H})$, column address returns to 00 H and page address incremented by +1 (refer to Figure 4). After the very last address (column $=83 \mathrm{H}$,page $=8 \mathrm{H}$ ), both column address and page address return to 00 H (column address $=00 \mathrm{H}$, page address $=0 \mathrm{H}$ ).


Figure 4

The MPU reads from and writes to the DDRAM through the I/O buffer independent of the LCD controller operation. Therefore, data can be written to the DDRAM at the same time as data is being displayed, without causing the LCD to flicker.

Furthermore, as is shown in Table 4, Segment driver direction select command can be used to reverse the relationship between the DDRAM column address and segment output. This allows flexible IC layout during LCD module assembly.

## Table 4

| Column Address | 00H | 01H | 02H | 81H | 82H | 83H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Direction | SEG0 | SEG1 | SEG2 | SEG129 | SEG130 | SEG131 |
| Reverse Direction | SEG131 | SEG130 | SEG129 | SEG2 | SEG1 | SEG0 |

## Line address circuit

The line address circuit specifies the line address (as shown Figure 5) relating to the COM output when the contents of the DDRAM are displayed. The display start line address, what is normally the top line of the display, can be specified by Display start line address set command. And Common driver direction select command can be used to reverse the relationship between the DDRAM line address and common output. For example, as is shown in Table 5, the display start line address corresponds to the COM0 output when the
common driver direction is normal, or the COM63 output when common driver direction is reversed.And the display area is followed by the higher number line addresses in ascending order from the display start line address, corresponding to the duty cycle. This allows flexible IC layout during LCD module assembly. If the display start line address is changed dynamically using the Display start line address set command,then screen scrolling and page swapping can be performed.

Table 5 (at display start line address=1CH)

| Line Address | $\mathbf{1 C H}$ | $\mathbf{1 D H}$ | - | $\mathbf{3 F H}$ | $\mathbf{0 0 H}$ |  | $\mathbf{1 A H}$ | $\mathbf{1 B H}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Direction | COM0 | COM1 | -- | COM35 | COM36 | - | COM62 | COM63 |
| Reverse Direction | COM63 | COM62 | - | COM28 | COM27 |  | COM1 | COM0 |

## Display data latch circuit

The display data latch circuit is a latch temporarily stored the display data that is output to the LCD driver circuit from the DDRAM.
Display ON/OFF command, Display normal/reverse
command, and Displayed all points ON/OFF command control only the data within the latch, and do not change the data within the DDRAM.

## Display Data RAM

The display data RAM stores pixel data for the LCD.
It is a 132 -colunm $\times 65$-row addressale array as shown in Figure 5.


Figure 5

## Oscillation circuit

The SED15B1 series has a complete on-chip CR oscillation circuit, and its output is used as the display timing signal source.
The on-chip oscillation circuit is available when $\mathrm{CL}=$ HIGH.
And the SED15B1 series is also capable external clock input from CL pin. (When external clock is halted, CL must be LOW.)

## Display timing generator circuit

The display timing generator circuit generates the timing signals from the display clocks to the line address circuit
and the display data latch circuit. The display data is latched to the display data latch circuit and is output to the segment drive output pin by synchronizing to the display clocks. The read operation of display data to the liquid crystal drive circuit is completely independent of the access to the display data RAM from MPU. Therefore even when the display data RAM is asynchronously accessed during liquid crystal display, the access will not have any adverse effect on the display such as flickering.
The circuit also generates COM scan signal and the LCD AC signal (FR) from the display clocks. As shown in Figure 6, the FR normally generates the 2-frame AC drive waveforms .

2-frame AC drive waveforms


Figure 6

## LCD driver circuits

These are multiplexers outputting the LCD panel driving 4-level signal which level is determined by a combination of display data, COM scan signal, and LCD AC signal
(FR). Figure 7 shows an example of SEG and COM output waveforms.


Figure 7

## Power supply circuit

The power supply circuit generates the voltage to drive the LCD panel at low power consumption.
The power supply circuit consists of a booster circuit, voltage regulator circuit, and voltage follower circuit, and is controlled by Power control set command. Using this command, the booster circuit, the voltage regulator circuit, and the voltage follower circuit can be independently turned ON or OFF. In the case of using

SED15B1D0B which use a booster circuit, voltage regulator circuit, and voltage follower circuit, every circuit is required to be turnend ON or OFF at the same time by Power control set command. In the case of using SED15B1D0B/SED15B1D2B which need the external power supply and use part of on-chip power supply circuit, each must be set the appropriate state as shown in the Table 6.

Table 6

| Power supply condition | Product name*2 | Booster circuit | Voltage regulator circuit | Voltage follower circuit | External voltage input | Boosting <br> system pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On-chip power supply used | SED15B1Dob | ON | ON | ON | VDD2 | Used |
| Voltage regulator circuit and Voltage follower circuit only | SED15B1D1B | OFF | ON | ON | Vout | Open |
| Voltage follower circuit only | SED15B1D1B | OFF | OFF | ON | $\mathrm{V} 0=\mathrm{VOUT}{ }^{* 4}$ | Open |
| External power supply only | SED15B1D2B | OFF | OFF | OFF | $\begin{gathered} \mathrm{V}_{0}=\mathrm{Vout}^{* 4} \\ \mathrm{~V}_{1} \text { to } \mathrm{V}_{4} \end{gathered}$ | Open |

*1 Combinations other than those shown in above table are possible but impractical.
*2 Chose the appropriate product according to the power supply condition.
*3 The boosting system pin indicates the CAP+, CAP1-, CAP2+, CAP2-, CAP3+, and CAP4+ pin.
*4 Both V0 pin and Vout pin should be connected to external power supply.

## Booster circuit

Using the booster circuit, it is possible to produce Quintuple/Quadruple/Triple/Double boosting of the VDD2-Vss voltage level.

Quintuple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between CAP4+ and CAP2-, between Vout and VDD2, the potential between VDD2 and Vss is boosted to quintuple toward the positive side and it is output at Vout pin.

Quadruple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP3+ and CAP1-, between Vout and VDD2, and jumper between CAP4+ and Vout, the potential between Vdd2 and Vss is
boosted to quadruple toward the positive side and it is output at Vout pin.

Triple boosting :
Connect capacitor between CAP1+ and CAP1-, between CAP2+ and CAP2-, between Vout and VDD2, and jumper between CAP3+, CAP4+ and Vout, the triple boosted voltage appears at Vout pin.

Double boosting :
Connect capacitor between CAP1+ and CAP1-, between
Vout and VDD2, open CAP2-, and jumper between CAP2+, CAP3+, CAP4+ and Vout, the double boosted voltage appears at Vout pin.

The boosted voltage relationships are shown in Figure 8.


Quintuple Boosting


Quadruple Boosting


Triple Boosting


Double boosting


Figure 8

* VDD2 voltage must be set so that Vout voltage does not exceed the absolute maximum rated value.
* The Capacitance depend on the load of the LCD panel to be driven. Set a value that LCD driver voltage may be stable (reference value $=1.0$ to $4.7 \mu \mathrm{~F})$.


## Voltage regulator circuit

The boosting voltage occurring at the Vout pin is sent to the voltage regulator, and the Vo voltage (LCD driver voltage) is output.
Because the SED15B1 series has the high-accuracy constant voltage source, the 32-level electronic volume function and the internal resistor for the V0 voltage regulator (= V0-resistor), it is possible to construct a high-accuracy voltage regulator circuit without external component. And Vo voltage can be adjusted by commands only to adjust the LCD contrast.
(A) When the V0-resistor is used.

Through the use of the V0-resistor and the electronic volume function, $\mathrm{V}_{0}$ voltage can be controlled by commands only (without adding any external resistors). The Vo voltage can be calculated using the following
equations within the range of V0 < Vout.

$$
\mathrm{V}_{0}=(1+\mathrm{Rb} / \mathrm{Ra}) \bullet \mathrm{VEV}
$$

$$
\text { VEV }=(1-\alpha / 200) \cdot \operatorname{VREG}(\text { Equation A-1) }
$$

VREG is the on-chip constant voltage as shown in Table 7 at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.

## Table 7

| Model | VreG | Thermal Gradient |
| :---: | :---: | :---: |
| SED15B1 $1 *_{* *}$ | 1.3 V | $-0.05 \% /{ }^{\circ} \mathrm{C}$ |



Figure 9
$\alpha$ is a value of the electronic volume, and can be set to one of 32 -states by Electronic volume command setting the 5 -bit data in the electronic volume register. Table 8 shows the value of $\alpha$.

Table 8

| D4 | D3 | D2 | D1 | D0 | $\boldsymbol{\alpha}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 31 |
| 0 | 0 | 0 | 0 | 1 | 30 |
| 0 | 0 | 0 | 1 | 0 | 29 |
|  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | $\vdots$ | 0 | 1 | 2 |
| 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

$\mathrm{Rb} / \mathrm{Ra}$ is the $\mathrm{V}_{0}$-resistor ratio, and can be set to one of 7 -states by V0-resistor ratio set command setting the 3bit data in the Vo-resistor ratio register. Table 9 shows the value of $(1+\mathrm{Rb} / \mathrm{Ra})$ ratio (reference value).

Table 9

|  |  |  | 1+Rb/Ra |
| :---: | :---: | :---: | :---: |
| D3 | D2 | D1 | SED15B1 |
| 0 | 0 | 0 | 5.60 |
| 0 | 0 | 1 | 5.86 |
| 0 | 1 | 0 | 6.15 |
| 0 | 1 | 1 | 6.46 |
| 1 | 0 | 0 | 6.81 |
| 1 | 0 | 1 | 7.20 |
| 1 | 1 | 0 | 7.64 |
| 1 | 1 | 1 | External resistor can be used. |

Figure 10 shows $\mathrm{V}_{0}$ voltage measured by V0-resistor ratio and electronic voltage at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Figure 10
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=7 \mathrm{~V}$ for SED 15 B 1 series on which temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$. Using Figure 10 and equation $\mathrm{A}-1$, the following setup is enabled.

Table 10

| Commands | Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Vo-resister ratio set | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |
| Electronic volume | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |

In this case, the variable range and the notch width of the V 0 voltage is shown as Table 11, as dependent on the electronic volume.

Table 11

| Vo | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $6.44[\alpha=31]$ | $7.05[\alpha=15]$ | $7.62[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 37 |  | $[\mathrm{mV}]$ |

(B) When external resistors are used. (1)
(The Vo-resistor is not used.)
The Vo voltage can also be set without using the Vo-resistor by adding resistors Ra' and Rb' between Vss and VR, and between VR and V0, respectively. In this case, the electronic volume command makes it possible to adjust the contrast of the LCD by controlling $\mathrm{V}_{0}$ voltage. In the range where $\mathrm{V}_{0}$ < Vout, the $\mathrm{V}_{0}$ voltage can be calculated using equation B-1 based on the external resistors $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$.

$$
\begin{aligned}
& \text { V } 0=\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \cdot \mathrm{VEV} \\
& \mathrm{VEV}=(1-\alpha / 200) \cdot \mathrm{VREG}
\end{aligned}
$$

(Equation B-1)

VREG is the on-chip constant voltage as shown in Table 8 at $\mathrm{Ta}=25^{\circ} \mathrm{C}$.


Figure 11
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=11 \mathrm{~V}$ for SED15B1 series on which temperature gradient $=-0.05 \% /{ }^{\circ} \mathrm{C}$.
The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0$ ), that is $\alpha=15$. So, according to equation $\mathrm{B}-1$ and $\mathrm{VREG}=1.3 \mathrm{~V}$, the $\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}$ is shown as follows.

$$
\begin{aligned}
\mathrm{V} 0 & =\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \bullet(1-\alpha / 200) \cdot \mathrm{VREG} \\
11 \mathrm{~V} & =\left(1+\mathrm{Rb}^{\prime} / \mathrm{Ra}^{\prime}\right) \bullet(1-15 / 200) \cdot 1.3 \mathrm{~V}
\end{aligned}
$$

(Equation B-2)
Moreover, when the value of the current running through $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$ is set to $5 \mu \mathrm{~A}$,

$$
\mathrm{Ra}^{\prime}+\mathrm{Rb}^{\prime}=2.2 \mathrm{M} \Omega
$$

(Equation B-3)
Consequently, by equation B-2 and B-3,

$$
\begin{aligned}
& \mathrm{Rb}^{\prime}+\mathrm{Ra}^{\prime}=8.15 \\
& \mathrm{Ra}^{\prime}=240 \mathrm{k} \Omega \\
& \mathrm{Ra}^{\prime}=1960 \mathrm{k} \Omega
\end{aligned}
$$

In this case, the variable range and the notch width of the $\mathrm{V}_{0}$ voltage is, as shown Table 12 , as dependent on the electronic volume.

Table 12

| V $_{0}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $10.01[\alpha=31]$ | $11.0[\alpha=15]$ | $11.9[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 59 |  | $[\mathrm{mV}]$ |

(C) When external resistors are used. (2)
(The V0-resistor is not used.)
When the external resistors described above are used, adding a variable resistor as well make it possible to perform fine adjustments on $\mathrm{Ra}^{\prime}$ and $\mathrm{Rb}^{\prime}$, to set the V0 voltage. In this case, the electronic volume function makes it possible to control the $\mathrm{V}_{0}$ voltage by commands to adjust the LCD contrast. In the range where $\mathrm{V}_{0}<\mathrm{V}_{\text {out }}$ the $\mathrm{V}_{0}$ voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistors) and R3 settings, where R2 can be subjected to fine adjustments ( $\Delta$ R2).

$$
\begin{aligned}
\mathrm{V} 0 & =\{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \cdot \mathrm{VEV} \\
& =\{1+(\mathrm{R} 3+\mathrm{R} 2-\Delta \mathrm{R} 2) /(\mathrm{R} 1+\Delta \mathrm{R} 2)\} \cdot(1-\alpha / 200) \cdot \mathrm{VREG} \\
& {[\because \mathrm{VEV}=(1-\alpha / 200) \cdot \mathrm{VREG}] \quad \text { (Equation C-1) } }
\end{aligned}
$$



Figure 12
<Setup example>
When selection $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{V} 0=5 \mathrm{~V}$ to $\mathrm{V} 0=9 \mathrm{~V}$ (using R2) for SED15B1 series on which temperature gradient=$0.05 \% /{ }^{\circ} \mathrm{C}$.
The central value of the electronic volume register is (D5, D4, D3, D2, D1, D0) $=(1,0,0,0,0$,$) , that is \alpha=15$.
So, according to equation $\mathrm{C}-1$ and $\mathrm{VREG}=1.3 \mathrm{~V}$, the $\mathrm{R} 1, \mathrm{R} 2, \mathrm{R} 3$, are shown as follows. (when $\Delta \mathrm{R} 2=0 \Omega$ at $\mathrm{V} 0=9 \mathrm{~V}$ and $\Delta \mathrm{R} 2=\mathrm{R} 2$ at $\mathrm{V} 0=5 \mathrm{~V}$ )

$$
\begin{align*}
& 9 \mathrm{~V}=\{1+(\mathrm{R} 3+\mathrm{R} 2) / \mathrm{R} 1\} \cdot(1-15 / 200) \cdot 1.3 \mathrm{~V} \\
& 5 \mathrm{~V}=\{1+\mathrm{R} 3 /(\mathrm{R} 1+\mathrm{R} 2)\} \cdot(1-15 / 200) \cdot 1.3 \mathrm{~V} \tag{EquationC-3}
\end{align*}
$$

(Equation C-2)

Moreover, when the value of the current running through $\mathrm{V}_{0}$ and Vss is set to $5 \mu \mathrm{~A}$ at $\mathrm{V}_{0}=7 \mathrm{~V}$ (central value),

$$
\mathrm{R} 1+\mathrm{R} 2+\mathrm{R} 3=1.4 \mathrm{M} \Omega \quad \text { (Equation } \mathrm{C}-3 \text { ) }
$$

With this, according to equation C-2, C-3 and C-4,

$$
\begin{aligned}
& \mathrm{R} 1=187 \mathrm{k} \Omega \\
& \mathrm{R} 2=150 \mathrm{k} \Omega \\
& \mathrm{R} 3=1063 \mathrm{k} \Omega
\end{aligned}
$$

In this case, if $\mathrm{V}_{0}$ is set to 7 V as central value, $\Delta \mathrm{R} 2$ becomes $53 \mathrm{k} \Omega$
And, the variable range and the notch width of the Vo voltage is, as shown Table 13, as dependent on the electronic volume. ( $\Delta \mathrm{R} 2=53 \mathrm{k} \Omega$ )

## Table 13

| V $_{0}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Variable range <br> Notch width | $6.41[\alpha=31]$ | $7.0[\alpha=15]$ | $7.58[\alpha=0]$ | $[\mathrm{V}]$ |
|  |  | 37 | $[\mathrm{mV}]$ |  |

* When the V0-resistor or the electronic volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from Vout when the Booster circuit is OFF.
* The VR terminal is enabled only when the Vo-resistor is not used. When the V0-resistor is used, then the Vr terminal is left open.
* Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.


## Voltage Follower Circuit

The V0 voltage is divided to generate the $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ voltages by on-chip resistor circuit. And the $\mathrm{V}_{1}, \mathrm{~V}_{2}$, $\mathrm{V}_{3}$ and V4 voltages are impedance-converted by voltage follower, and provide to LCD driver circuit.
LCD bias ratio can be selected by LCD bias set command which is $1 / 7$ bias or $1 / 9$ bias for SED15B1 series.

## Power supply turn off sequence

Only SED15B1D0B which is used as on-chip power supply LCD driver, has the faculty of Vout shorts to VdD2 when the RES pin is LOW, and Vo shorts to Vss when the RES pin is LOW or reset command is issued. When the on-chip power supply is turned off, it is recommended to be the $\overline{\mathrm{RES}}$ pin is LOW., for the purpose of the electric discharge on the LCD panel.
SED15B1D0B/SED15B1D2B which is used as external power supply LCD driver, don't have such a discharge faculty, so that Vout and Vo need to short to Vss, when the external power supply turn off or power saver.
See the section on the Command Description for details.

## Reference Circuit Examples

Figure 13 ~ 18 shoes reference circuit examples.
(1) When used all of the booster circuit, voltage regulator circuit and V/F circuit [SED15B1D0B]Use the voltage regulator with V0-resistor (Example where VDD $=$ VDD2, with $5 \times$ boosting)


Figure 13
(2) Use the voltage regulator with external resistor (Example where VDD $=$ VDD2, with $5 \times$ boosting)


Figure 14
(2) When used only the voltage regulator circuit and V/F circuit [SED15B1D1B]
(1) Use the voltage regulator with V0-resistor


Figure 15
(2) Use the voltage regulator with external resistor


Figure 16
(3) When used only the V/F circuit [SED15B1D1B]


Figure 17
(4) When the on-chip power supply is not used [SED15B1D2B]


Figure 18

Example of shared reference settings When V0 can vary between 8 and 12 V

| Item | Set value | Units |
| :---: | :---: | :---: |
| $\mathrm{C}_{1}$ | $1.0 \sim 4.7$ | $\mu \mathrm{~F}$ |

Figure 14

* Because the Vr terminal input impedance is high, use short leads and shield lines.


## Reset Circuit

When $\overline{\text { RES }}$ pin goes low, or when Reset command is used,this LSI is initialized.
Initialized states :

- Serial interface internal shift register and counter clear
- Power saver mode is entered.
- Oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- Display OFF
- Display all points ON
- Segment/common driver outputs go to the Vss level.
- Display normal
- Page address=0H
- Column address=00H
- Display start line address=00H
- Segment driver direction $=$ normal
- Common driver direction = normal
- Read modify write OFF
- Power control register (D2, D1, D0) $=(0,0,0)$
- V0-resistor ratio register (D2, D1, D0) $=(0,0,0)$
- Electronic volume register (D4, D3, D2, D1, D0) = $(1,0,0,0,0)$
- LCD power supply bias ratio $=1 / 7$ bias
- Test mode is released.
- V0 is shorted to Vss *1
- Vout is shorted to VDD2 $* 1 * 2$

When reset is detected, this LSI is set to above initialized states. However it has no effect on contents of DDRAM. As seen in "Microprocessor Interface (Reference Example)", connect $\overline{\text { RES }}$ pin to the reset pin of the MPU and initialize the MPU at the same time. The initialization by $\overline{\operatorname{RES}}$ pin is always required during power-on. If the control signal from MPU is HZ, an overcurrent may flow through the LSI. A protection is required to prevent the HZ signal at the input pin during power-on. In case the SED15B1 series does not use the on-chip LCD power supply circuit, $\overline{\text { RES }}$ pin must be HIGH when the external LCD power supply is turned on.
*1 This faculty is available only SED15B1D0B.
*2 This faculty is not available by reset command, it is abailable only when hard reset : $\overline{\mathrm{RES}}=\mathrm{LOW}$ is active.

## 7. COMMANDS

The SED15B1 series identifies the data bus by a combination of $A 0, \overline{R D}(E), \overline{W R}(R / \bar{W})$ signals.
In the 8080 -series MPU interface, the command is activated when a low pulse is input to $\overline{\mathrm{RD}}$ pin for reading and when a low pulse is input to $\overline{\mathrm{WR}}$ pin for writing. In the 6800 -series MPU interface, the SED15B1 series enters a read mode when a high level is input to $R / \bar{W}$ pin and a write mode when a low level is input to $R / \overline{\mathrm{W}}$ pin, and the command is activated when a high pulse is input to E pin. Therefore, in the command explanation and command table, the 6800 -series MPU interface is different from the 8080-series MPU interface in that RD (E) becomes "1 (H)" in Display data read command. And when the serial interface is selected, the data is input in sequence starting with D7.
Taking the 8080 -series MPU interface as an example, commands will be explained below.

## Explanation of commands

## Display ON/OFF

This command turns the display ON and OFF.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Display OFF <br> Display ON |

When the Display OFF command is executed when in the Display all points ON mode, Power saver mode is entered. See the section on the Power saver for details.

## Display normal/reverse

This command can reverse the lit and unlit display without overwriting the contents of the DDRAM.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | R/ $\bar{W}$ <br> $\mathbf{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Normal:DDRAM Data HIGH <br> =LCD ON voltage |
| Reve:DDRAM Data LOW |  |  |  |  |  |  |  |  |  |  |  |

## Display all points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the DDRAM. Even when this is done, the DDRAM contents are maintained. This command takes priority over the Display normal/reverse command.

| A0 | $\mathbf{E}$ <br> $\mathbf{R D}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Normal display mode <br> Display all points ON |

When the Display all points ON command is executed when in the Display OFF mode, Power saver mode is entered. See the section on the Power saver for details.

## Page address set

This command specifies the page address of the DDRAM (refer to Figure 5).
Specifying the page address and column address enables to access a desired bit of the DDRAM. After the last column address $(83 \mathrm{H})$, page address incremented by +1 (refer to Figure 4$)$. After the very last address $($ column $=83 \mathrm{H}$, page $=$ 8 H ), page address return to 0 H .
Page address 8 H is the DDRAM area dedicate to the indicator, and only D0 is valid for data change.
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Page address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | OH |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1H |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 2 H |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 7 H |
|  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 8H |

## Column address set

This command specifies the column address of the DDRAM (refer to Figure 5).
The column address is split into two sections (the upper 4-bits and lower 4-bits) when it is set (fundamentally, set continuously).
Each time the DDRAM is accessed, the column address automatically increments by +1 , making it possible for the MPU to continuously access to the display data. After the last column address $(83 \mathrm{H})$, column address returns to 00 H (refer to Figure 4).
See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathbf{E}}{\mathbf{R D}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | A7 | A6 | A5 | A4 | Upper bit address <br> Lower bit address |


| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | Column address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 H |
|  |  |  |  | $\vdots$ |  |  |  | $\vdots$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 82 H |

## Display start line address set

This command is used to specify the display start line address of the DDRAM (refer to Figure 5).
If the display start line address is changed dynamically using this command, then screen scrolling, page swapping can be performed.
See the function explanation in "Line address circuit", for detail.

| A0 | E | R/W | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Line address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $00 H$ |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
|  |  |  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | $\vdots$ |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 3EH |  |  |

## Segment driver direction select

This command can reverse the correspondence between the DDRAM column address and the segment driver output. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\mathbf{E}$ | $\mathbf{R} / \mathbf{W}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Normal <br> Reverse |

## Common driver direction select

This command can reverse the correspondence between the DDRAM line address and the common driver output. See the function explanation in "Line address circuit", for detail.

| A0 | $\mathbf{E}$ | R/W <br> $\mathbf{R D}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $*$ | $*$ | $*$ | Normal <br> Reverse |

## Display data read

This command reads 8 -bit data from the specified DDRAM address. Since the column address is automatically incremented by +1 after each read ,the MPU can continuously read multiple-word data. One dummy read is required immediately after the address has been set. See the function explanation in "Access to DDRAM and internal registers" and "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | Read Data |  |  |  |  |  |  |  |

## Display data write

This command writes 8 -bit data to the specified DDRAM address. Since the column address is automatically incremented by +1 after each write ,the MPU can continuously write multiple-word data. See the function explanation in "DDRAM and page/column address circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 |  |  |  | Write | Data |  |  |  |  |

## Read modify write

This command is used paired with End command. Once this command is issued, the column address is not incremented by Display data read command, but is incremented by Display data write command. This mode is maintained until End command is issued. When End command is issued, the column address returns to the address it was at when Read modify write command was issued. This function makes it possible to reduce the MPU load when there are the data to change repeatedly in a specified display region, such as blinking cursor.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\mathbf{R} / \overline{\mathbf{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

*When End command is issued, only column address returns to the address it was at when Read modify write command was issued, but page address does not return. Consequently, Read modify Write mode cannot be used over pages.
*Even if Read modify write mode, other commands besides Display data read/write can also be used. However, Column address set command cannot be used.

## The sequence for cursor display



Figure 19

## End

This command releases the Read modify write mode, and returns the column address to the address it was when Read modify write command was issued .

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \mathbf{W}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |



Figure 20

## Power control set

This command sets the on-chip power supply function ON/OFF. See the function explanation in "Power supply circuit", for detail.


## Vo-resistor ratio set

This command sets the internal resistor ratio " $\mathrm{Rb} / \mathrm{Ra}$ " for the V 0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\overline{R / \bar{W}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Rb/Ra : Vo voltage |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SMALL | LOW |
|  |  |  |  |  |  |  |  | 0 | 0 | 1 |  |  |
|  |  |  |  |  |  |  |  | 0 | 1 | 0 1 |  | $\downarrow$ |
|  |  |  |  |  |  |  |  | 1 | 0 | 0 | $\downarrow$ |  |
|  |  |  |  |  |  |  |  | 1 | 0 | 1 |  |  |
|  |  |  |  |  |  |  |  | 1 | 1 | 0 | LARGE HIGH External resistor mode |  |
|  |  |  |  |  |  |  |  | 1 | 1 |  |  |  |  |

## Electronic volume

This command sets a value of electronic volume " $\alpha$ " for the V0 voltage regulator to adjust the contrast of LCD panel display. See the function explanation in "Power supply circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \bar{W}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | $\alpha$ | Vo voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 31 | LOW |
|  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 |  |  |
|  |  |  |  |  |  | 0 | 0 | $\bigcirc$ | 1 | 0 | $\downarrow$ | $\downarrow$ |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1 1 | 1 1 | 1 1 | 0 1 | 0 | HIGH |

## LCD bias set

This command selects the voltage bias ratio required for the LCD. This command is enabled when the voltage follower circuit operates.

| A0 | E | R/W | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Bias <br> SED15B1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $1 / 9$ bias <br> $1 / 7$ bias |

## Power saver

When the display all points ON command is executed when in the display OFF mode, power saver mode is entered, and the power consumption can be greatly reduced.


Figure 21
This mode stops every operation of the LCD display system, and can reduce current consumption nearly to a static current value if no access is made from the MPU. The internal states in the power saver mode is as follows:

- The oscillation circuit is stopped.
- The LCD power supply circuit is stopped.
- The LCD driver circuit is stopped and segment/common driver outputs output the Vss level.
- The display data and operation mode before execution of the Power saver command are held, and the MPU can access to the DDRAM and internal registers.


## Reset

This LSI is in initialized by this command. And when SED15B1D0B is used, Vo is shorted to Vss. (Only when $\overline{\mathrm{RES}}=$ LOW, Vout is shorted to Vss. So Vout is not shorted to Vss by this commands.) See the function explanation in "Reset circuit", for detail.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

NOP
Non-operation command

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{\mathrm{R} / \overline{\mathrm{W}}}{\mathrm{WR}}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

## Test

This is a command for LSI chip testing. Please do not use. If the test command is issued by accident, it can be cleared by applying an LOW signal to the $\overline{\text { RES }}$ pin, or by issuing the Reset command or the Display ON/OFF command.

| A0 | $\frac{\mathrm{E}}{\mathrm{RD}}$ | $\frac{R / W}{W R}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | * | 1 | * | * | * | * |

* Disabled bit


## (Note):

The SED15B1 series chip maintain their operating modes, but excessive external noise, etc., may happen to change them. Thus in the packaging and system design it is necessary to suppress the noise or take measures to prevent the noise. Moreover, it is recommended that the operating modes are refreshed periodically to prevent the effects of unanticipated noise.

## Command Table

## Table 14


(Note)*:disabled bit

## 8. COMMAND DESCRIPTION

## Instruction Setup of SED15B1Dob: Reference

## (1) Initialization



Notes: Refer to respective sections or paragraphs listed below
*1: Description of Timing characteristics; Notes for Power on Sequence
*2: Description of functional; Reset Circuit
*3: Command Description; Display normal/reverse
*4: Command Description; Segment driver direction select
*5: Command Description; Common driver direction select
*6: Command Description; LCD bias set
*7: Description of functions; Power supply circuit \& Command description; V0-resistor ratio set
*8: Description of functions; Power supply circuit \& Command description; Electronic volume
*9: Command Description; Power saver
*10: Description of functions; Power supply circuit \& Command description; Power control set

## (2) Data display



Notes: Reference items
*11: Command Description; Display start line address set
*12: Command Description; Page address set
*13: Command Description; Column address set
*14: Command Description; Display data write
*15: Command Description; Display ON/OFF

## (3) Power OFF *16



## Notes: Reference items

*16: After turning OFF the internal power supply, turn OFF the power supply of this IC.
(Function Description; Power supply circuit)
When the power of this IC is turned OFF with the internal power supply is held in the ON status, since the where the voltage is supplied, even though an only little, to on chip LCD drive circuit is still continued, it is featured to ill affect the display quality of the LCD panel. To avoid this, be sure to observe the power OFF sequence strictly.
*17: Command Description; Power saver
*18: It is recommended to be RES pin=LOW. Only if it is not possible to be RES pin=LOW, ase reset command.
*19: Set the time tL from reset active to turning off the VDD2/VDD power, longer then the time th when the potential of $\mathrm{V}_{0} \sim \mathrm{~V}_{4}$ becomes below the threshold voltage (approximately 1 V ) of the LCD panel. ( $\mathrm{tL}>\mathrm{tH}$ ) If $\mathrm{tL}<\mathrm{tH}$, an irregular display may occur.
Refer to the < Reference Data > as below. When th is too long, insert a resis for between Vo and Vss to reduce it.
<Reference Data>
Condition: VDD=VDD2=1.8V, Quintuple boosting, Boosting Capacitance $1 \mu \mathrm{~F}$, Set the V0 voltage to 8 V
$\mathrm{tH}(\mu \mathrm{s})$ is calculated the following equation. $\mathrm{tH}=\mathrm{th} 0 \times \mathrm{V}_{0}+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V}_{0}$

CL :The capacitance of LCD panel connected between $\mathrm{V}_{0}$ and Vss
tho :th at the CL=0
$\Delta \mathrm{tH} \quad: \mathrm{tH}$ when the V 0 drops 1 V per the $\mathrm{CL}=1 \mathrm{pF}$.
This is reference data, so it is needed to estimate a real LCD module since tH is depends on the VDD/VDD2 voltage and the capacitance of LCD panel.
(1) In case of $\overline{\mathrm{RES}}$ pin=LOW


Figure 22

SED15B1D0B has the discharge faculty that is shorted Vout to VDD2, when $\overline{\operatorname{RES}}$ pin=LOW.
As $\mathrm{tH} 0=70(\mu \mathrm{~s} / \mathrm{V}), \Delta \mathrm{tH}=0.079(\mu \mathrm{~s} / \mathrm{V} / \mathrm{nF})$ by measurement, tH is calculated as follows, when $\mathrm{V} 0=7 \mathrm{~V}$ and $\mathrm{CL}=100 \mathrm{pF}$. $\mathrm{tH}=\mathrm{tH} 0 \times \mathrm{V} 0+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V} 0=70 \times 7+0.079 \times 100 \times 7=545 \mu \mathrm{~s}$
(2) In case of reset command


Figure 23
Vout is not shorted to VDD2 by reset command, so th is longer than the case of $\overline{\operatorname{RES}}$ pin=LOW.
As $\mathrm{tH} 0=175(\mu \mathrm{~s} / \mathrm{V}), \Delta \mathrm{tH}=0.23(\mu \mathrm{~s} / \mathrm{V} / \mathrm{nF})$ by measurement, tH is calculated as follows, when $\mathrm{V} 0=7 \mathrm{~V}$ and $\mathrm{CL}=100 \mathrm{pF}$. $\mathrm{tH}=\mathrm{tH} 0 \times \mathrm{V} 0+\Delta \mathrm{tH} \times \mathrm{CL} \times \mathrm{V} 0=175 \times 7+0.23 \times 100 \times 7=1386 \mu \mathrm{~s}$

## (3) Refresh

It is recommended to turn on the refresh sequence regularly at specified interval.


Notes: Reference items
*20: Command description; Display ON/OFF

## 9. ABSOLUTE MAXIMUM RATING

Unless otherwise noted, Vss $=0 \mathrm{~V}$.
Table 15

| Parameter |  | Symbol | Conditions | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (1) |  | VDD | -0.3 to 7.0 | V |
| Power supply voltage (2) |  | VDD2 | -0.3 to 7.0 | V |
|  | Double boosting |  | -0.3 to 7.0 |  |
|  | Triple boosting |  | -0.3 to 6.0 |  |
|  | Quadruple boosting |  | -0.3 to 4.5 |  |
|  | Quintuple boosting |  | -0.3 to 3.6 |  |
| Power supply voltage (3) |  | Vo, Vout | -0.3 to 18.0 | V |
| Power supply voltage (4) |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{4}$ | -0.3 to V0 | V |
| Input voltage |  | Vin | -0.3 to VDD+0.3 | V |
| Output voltage |  | Vo | -0.3 to VDD+0.3 | V |
| Operating temperature |  | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TCP | Tstr | -55 to 100 | ${ }^{\circ} \mathrm{C}$ |
|  | Bare chip |  | -55 to 125 |  |



## Notes and Conditions

1. Voltage $V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{s s}$ must always be satisfied.
2. If the LSI exceeds its absolute maximum rating, it may be damage permanently. It is desirable to use it under electrical characteristics conditions during general operation. Otherwise, a malfunction of the LSI may be caused and LSI reliability may be affected.

## 10. ELECTRICAL CHARACTERISTICS

## DC Characteristics

Table 16
Vss=0V, $\mathrm{VdD}=3 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ unless otherwise noted.

| Item |  | Symbol | Condition | Min. | Typ. | Max. | Unit | Pin used |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage(1) | Recommended operation | VDD | (Relative to Vss) | 1.8 | - | 3.6 | V | VDD *1 |
|  | Operational |  |  | 1.7 | - | 5.5 | V |  |
| Power voltage(2) | Recommended operation | VDD2 | (Relative to Vss) | 1.8 | - | 3.6 | V | VDD2 *1 |
|  | Operational |  |  | 1.7 | - | 5.5 |  |  |
|  | Booster circuit operatinal voltage |  | Double boosting | 3.0 | - | 5.5 |  |  |
|  |  |  | Triple boosting | 2.0 | - | 5.0 |  |  |
|  |  |  | Quadruple boosting | 1.7 | - | 4.0 |  |  |
|  |  |  | Quintuple boosting | 1.7 | - | 3.0 |  |  |
| Voltage regulator operational voltage |  | Vout | (Relative to Vss) | 6.0 | - | 16.0 | V | Vout |
| Voltage follower operational voltage |  | Vo |  | 4.5 | - | 16.0 | V | $\begin{aligned} & \mathrm{V}_{0} \quad{ }^{* 2} \\ & \mathrm{~V}_{1}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{4} \end{aligned}$ |
|  |  | $\mathrm{V}_{1}, \mathrm{~V}_{2}$ |  | $0.6 \times \mathrm{V} 0$ | - | Vo |  |  |
|  |  | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ |  | Vss | - | $0.4 \times \mathrm{V}_{0}$ |  |  |
| Reference voltage |  | Vreg | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.26 | 1.30 | 1.34 | V | *3 |
| High-level input voltage |  | VIH |  | $0.8 \times \mathrm{VDD}$ | - | VDD | V | *4 |
| Low-level input voltage |  | VIL |  | Vss | - | $0.2 \times \mathrm{VDD}$ | V |  |
| High-level output voltage |  | VOH | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | $0.8 \times \mathrm{VDD}$ | - | Vdd | V | *5 |
| Low-level output voltage |  | VoL | $\mathrm{IOL}=0.5 \mathrm{~mA}$ | Vss | - | $0.2 \times \mathrm{VDD}$ | V |  |
| Input leakage current |  | ILI |  | -1.0 | - | -1.0 | $\mu \mathrm{A}$ | *6 |
| Output leakage current |  | ILO |  | -3.0 | - | -3.0 | $\mu \mathrm{A}$ | *7 |
| LCD driver ON resistance |  | Ron | $\begin{aligned} & \mathrm{V} 0=8 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 2.0 | 5.0 | $\mathrm{K} \Omega$ | $\begin{aligned} & \text { SEGn, } \\ & \text { COMn *8 } \end{aligned}$ |
| Static current consumption |  | IDDQ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | 0.01 | 5 | $\mu \mathrm{A}$ | VDD, VDD2 |
|  |  | IoQ | $\begin{aligned} & \hline \mathrm{V} 0=16 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 0.01 | 15 | $\mu \mathrm{A}$ | V5 |
| Input terminal capacitance |  | Cin | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 20 | 35 | pF |  |
| Oscillation frequency |  | fosc | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 4.55 | 5.2 | 5.85 | kHz | *9 |

Relationship between oscillation frequency fosc and frame rate frequency fFR : fFR $=\mathrm{fosc} / 65$
Relationship between external clock (CL) frequency fCL and frame rate frequency fFR : fFR $=\mathrm{fCL} / 8 / 65$

## Current consumption

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Table 17 Display Pattern OFF $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | Io(1) | VDD=VDD2=2.7V, $\mathrm{V}_{0}=8.0 \mathrm{~V}$ | - | 20 | 33 | $\mu \mathrm{A}$ | *10 |
|  |  | VDD=VDD2=2.7V, $\mathrm{V}_{0}=11.0 \mathrm{~V}$ | - | 29 | 48 |  |  |

Table 18 Display Pattern Checker $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | lo(1) | VdD=VDD2=2.7V, V0=8.0V | - | 24 | 40 | $\mu \mathrm{A}$ | *10 |
|  |  | VDD=VDD2=2.7V, V $0=11.0 \mathrm{~V}$ | - | 33 | 55 |  |  |

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.
Table 19 Display Pattern OFF $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | IDD+IDD2 <br> (2) | $\begin{aligned} & \text { VDD }=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V} \\ & \text { Triple boosting } \end{aligned}$ | - | 75 | 125 | $\mu \mathrm{A}$ | *9 |
|  |  | $\mathrm{VDD}=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 96 | 160 |  |  |
|  |  | $\mathrm{VDD}=\mathrm{VDD} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 119 | 198 |  |  |

Table 20 Display Pattern Checker $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1*** | IDD+IDD2 <br> (2) | $\mathrm{VDD}=\mathrm{VDD} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ <br> Triple boosting | - | 86 | 143 | $\mu \mathrm{A}$ | *9 |
|  |  | $\mathrm{VDD}=\mathrm{VDD2} 2=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ Quadruple boosting | - | 110 | 183 |  |  |
|  |  | $\mathrm{VDD}=\mathrm{VDD2}=2.7 \mathrm{~V}, \mathrm{~V} 0=8.0 \mathrm{~V}$ <br> Quadruple boosting | - | 136 | 227 |  |  |

Table 21 Power saver $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED15B1 $*_{* *}$ | $\operatorname{IDD}(2)$ | $\mathrm{VDD}=\mathrm{VDD2} 2=1.7 \mathrm{~V}$ to 3.6 V | - | 0.01 | 5 | $\mu \mathrm{~A}$ | ${ }^{*} 9$ |

## Reference data

Dynamic current consumption (1) : During display, when the internal power supply circuit is OFF (external power supply is used).

Conditions : Internal power supply OFF. External supply in use. $\mathrm{V} 0=8.0 \mathrm{~V}$, Display pattern: OFF, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 24

Conditions : Internal power supply OFF. External supply in use.
V $0=8.0 \mathrm{~V}$, Display pattern : Checker, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 25

Dynamic current consumption (2) : During display, when the internal power supply circuit is ON.
Conditions : Internal power supply ON.
$\mathrm{V} 0=8.0 \mathrm{~V}$, Display pattern: $\mathrm{OFF}, \mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 26

Conditions: Internal power supply ON.
V0 $=8.0 \mathrm{~V}$, Display pattern : Checker, $\mathrm{Ta}=25^{\circ} \mathrm{C}$


Figure 27

Dynamic current consumption (3) : During access and display (Checker pattern is constantly written at fcyc and displayed), when the on-chip power supply circuit is ON.


Figure 28

VDD, VDD2 and V0 (Vout) operation voltage range
(1) SED15B1D0b
(1) $\mathrm{VDD}=\mathrm{VDD} 2$

In the range of $\mathrm{VDD}_{\mathrm{D}}=\mathrm{VDD}_{2}<3.2 \mathrm{~V}$, the maximum $\mathrm{V}_{0}$ voltage is determined by Vout voltage of the quintuple boosting. It is necessary to keep Vout $>\mathrm{V}_{0}$ for preventing irregular display. The voltage of $\mid$ Vout - V0 $\mid$ is determined by LCD panel, so it is recommended to check the actual LCD module and set them.


Figure 29
(2) $\mathrm{VDD}<\mathrm{VDD}^{2}$

In the case, it is necessary to keep $1.7 \mathrm{~V} \leq \mathrm{V} D \mathrm{D} \leq \mathrm{VDD} 2 \leq 3.6 \mathrm{~V}$. And the VDD2 should be set to keep Vout $>\mathrm{V} 0$.


Figure 30
(2) SED15B1D1b

If $\mathrm{VDD}=\mathrm{VDD} 2$, the operating range of $\mathrm{VDD} / \mathrm{VDD} 2$ is $1.7 \mathrm{~V} \leq \mathrm{VDD}_{\mathrm{D}}=\mathrm{VDD} 2 \leq 4.5 \mathrm{~V}$. And if $\mathrm{VDD}_{\mathrm{D}}<\mathrm{VDD} 2$, the operating range of $\mathrm{VDD} / \mathrm{VDD} 2$ is $1.7 \mathrm{~V} \leq \mathrm{VDD}<\mathrm{VDD}_{2} \leq 3.6 \mathrm{~V}$
(1) Eternal voltage : Vout

In this case, the relationship between Vout and VDD/VDD2 is required as shown in Figure 31.


Figure 31
(2) Eternal voltage : V0

In this case, the relationship between $\mathrm{V}_{0}$ and VDD/VDD2 is required as shown in Figure 32.


Figure 32

## (3) SED15B1D2B

Eternal voltage: V0, V1 to V4
In this case, $V_{0}$ operating range is same as Figure 32, and $V_{0} \geq V_{1} \geq V_{2} \geq V_{3} \geq V_{4} \geq V_{s S}$ is required.
*1. Though the wide range of operating voltage is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage during being accessed from MPU.
This VDD, VDD2 operational voltage range (1.7V to 5.5 V ) is in case of VDD=VDD2. If VDD $\neq \mathrm{V} D \mathrm{D} 2$, it becomes to be $1.7 \mathrm{~V} \leq \mathrm{VDD}<\mathrm{VDD} 2 \leq 3.6 \mathrm{~V}$.
*2. VDD, VDD2 and $\mathrm{V}_{0}$ operating voltage range is shown in Figure.
*3. VREG is internal constant voltage source for V0 voltage regulator circuit.
*4. D7 (SI), D6 (SCL), D5 to D0, A0, $\overline{\mathrm{CS}}, \overline{\mathrm{RES}}, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WR}}(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and CL pins
*5. D7 to D0 pins
*6. A0, $\overline{\mathrm{CS}}, \overline{\mathrm{RES}}, \overline{\mathrm{RD}}(\mathrm{E}), \overline{\mathrm{WE}}(\mathrm{R} / \overline{\mathrm{W}}), \mathrm{C} 86, \mathrm{P} / \mathrm{S}$ and CL pins
*7. D7 (SI), D6 (SCL) and D5 to D0 pins
*8. Resistance value when 0.1 V is applied between the output pin SEGn or COMn and each power supply pin ( $\mathrm{V} 0, \mathrm{~V}_{1}$, $\mathrm{V} 2, \mathrm{~V} 3, \mathrm{~V} 4, \mathrm{Vss})$. This is specified in the "Voltage follower operating voltage" range. Ron $=0.1 \mathrm{~V} / \Delta \mathrm{I}(\Delta \mathrm{I}$ : Current flowing when 0.1 V is applied between that output pin and those power supply pin).
*9. Current that each IC unit consumes. It does not include the current of the LCD panel capacity, wiring capacity, etc.

## Timing Characteristics

System Bus Read/Write Characteristics 1 (For the 8080 -series MPU)


Figure 33

Table 22
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taws |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 160 | - |  |
| Control LOW pulse width(WR) | WR | tcclw |  | 30 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tCCLR |  | 70 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 30 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 30 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 20 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | tacc8 | CL=100pF | - | 70 |  |
| Output disable time |  | toh8 |  | 5 | 50 |  |

Table 23
[VDD $=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taw8 |  | 0 | - |  |
| System cycle time |  | tcyc8 |  | 260 | - |  |
| Control LOW pulse width(WR) | $\overline{W R}$ | tcclw |  | 60 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tcclr |  | 120 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 60 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 60 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 35 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | taccs | CL=100pF | - | 120 |  |
| Output disable time |  | tон8 |  | 10 | 100 |  |

Table 24
[VDD=1.7V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time | A0 | taH8 |  | 0 | - | ns |
| Address setup time |  | taws |  | 0 | - |  |
| System cycle time |  | tcycs |  | 700 | - |  |
| Control LOW pulse width(WR) | WR | tcclw |  | 120 | - |  |
| Control LOW pulse width(RD) | $\overline{\mathrm{RD}}$ | tcCLR |  | 240 | - |  |
| Control HIGH pulse width(WR) | $\overline{\mathrm{WR}}$ | tcchw |  | 120 | - |  |
| Control HIGH pulse width(RD) | $\overline{\mathrm{RD}}$ | tcchr |  | 120 | - |  |
| Data setup time | D7 to D0 | tDS8 |  | 90 | - |  |
| Data hold time |  | tDH8 |  | 0 | - |  |
| Access time |  | tacc8 | CL=100pF | - | 240 |  |
| Output disable time |  | tон8 |  | 10 | 200 |  |

*1. The input signal rise time and fall time ( tr , tf ) is specified at 10 ns or less. When the system cycle time is extremely fast, it is specified by $(\mathrm{tr}, \mathrm{tf}) \leq(\mathrm{tCYC} 8-\mathrm{tCCLW}-\mathrm{tCCHW})$ or $(\mathrm{tr}, \mathrm{tf}) \leq(\mathrm{tCYC8}-\mathrm{tCCLR}-\mathrm{tCCHR})$.
*2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VdD.
*3. tCCLW and tCCLR are specified by the overlap period in which $\overline{\mathrm{CS}}$ is " 0 " and $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ are " 0 ".

## System Bus Read/Write Characteristics 2 (For the 6800-series MPU)



Figure 34
Table 25
[VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time |  | A0, | taH6 |  | 0 | - |  |
|  |  | $\overline{\mathrm{WR}}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 160 | - |  |
| Enable | Width | E | tewhw |  | 30 | - |  |
| HIGH pulse width | Read |  | tewhr |  | 70 | - |  |
| Enable | Width | E | tewLw |  | 30 | - |  |
| LOW pulse width | Read |  | tewLR |  | 30 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 20 | - |  |
|  |  | tDH6 |  | 0 | - |  |
| Access time Output disable time |  |  | tACC6 | CL=100pF | - | 70 |  |
|  |  | tон6 |  | 5 | 50 |  |

Table 26
[ $\mathrm{V} D \mathrm{D}=2.7 \mathrm{~V}$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]


Table 27
[VDD=1.7V to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ ]

| Item |  | Signal | Symbol | Condition | Min. | Max. | $\begin{gathered} \text { Units } \\ \hline \text { ns } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address hold time Address setup time |  | A0, | tah6 |  | 0 | - |  |
|  |  | $\overline{W R}$ | taw6 |  | 0 | - |  |
| System cycle time |  |  | tcyc6 |  | 700 | - |  |
| Enable | Width | E | tewhw |  | 120 | - |  |
| HIGH pulse width | Read |  | tEWHR |  | 240 | - |  |
| Enable | Width |  | tewLw |  | 120 | - |  |
| LOW pulse width | Read |  | tEWLR |  | 120 | - |  |
| Data setup time Data hold time |  | D7 to D0 | tDS6 |  | 90 | - |  |
|  |  | tDH6 |  | 0 | - |  |
| Access time <br> Output disable time |  |  | tAcc6 | $\mathrm{CL}=100 \mathrm{pF}$ | - | 240 |  |
|  |  | tон6 |  | 10 | 200 |  |

*1. The input signal rise time and fall time ( $\mathrm{tr}, \mathrm{tf}$ ) is specified at 10 ns or less. When the system cycle time is extremely fast, it is specified by (tr, tf) $\leq$ (tCYC6-tEWHW-tEWLW) or (tr, tf) $\leq$ (tCYC6-tEWHR-tEWLR).
*2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of Vdd.
*3. tEWHW and tEWHR are specified by the overlap period in which $\overline{\mathrm{CS}}$ is " 0 " and E is " 1 ".

## Serial interface



Figure 35
Table 28
VDD=4.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 40 | - | ns |
| Serial clock HIGH pulse width |  | tSHW |  | 15 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 15 | - |  |
| Address setup time | AO | tSAS |  | 10 | - |  |
| Address hold time |  | tSAH |  | 20 | - |  |
| Data setup time | SI | tSDS |  | 3 | - |  |
| Data hold time |  | tSDH |  | 3 | - |  |
| $\overline{\text { CS } \text { serial clock time }}$ | $\overline{\text { CS }}$ | tCSS |  | 10 | - |  |
|  |  | tCSH |  | 25 | - |  |

Table 29
VDD=2.7 to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 70 | - | ns |
| Serial clock HIGH pulse width |  | tSHW |  | 25 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 25 | - |  |
| Address setup time | AO | tSAS |  | 20 | - |  |
| Address hold time |  | tSAH |  | 40 | - |  |
| Data setup time | SI | tSDS |  | 5 | - |  |
| Data hold time |  | tSDH |  | 5 | - |  |
| $\overline{\text { CS } \text { serial clock time }}$ | $\overline{\text { CS }}$ | tcss |  | 15 | - |  |
|  |  | tCSH |  | 50 | - |  |

Table 30
VDD=1.7 to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle | SCL | tSCYC |  | 150 | - | ns |
| Serial clock HIGH pulse width |  | tsHW |  | 50 | - |  |
| Serial clock LOW pulse width |  | tSLW |  | 50 | - |  |
| Address setup time | AO | tSAS |  | 45 | - |  |
| Address hold time |  | tSAH |  | 90 | - |  |
| Data setup time | SI | tSDS |  | 10 | - |  |
| Data hold time |  | tSDH |  | 10 | - |  |
| $\overline{\text { CS }}$ serial clock time | $\overline{\text { CS }}$ | tCSS |  | 50 | - |  |
|  |  | tcSH |  | 100 | - |  |

Note : 1. The input Signal rise and fall times must be with in 10 ns .
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## Reset timing



Figure 36
Table 31
VDD=4.5 to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tR |  | - | 250 | ns |
| Reset LOW pulse width | $\overline{R E S}$ | tRW |  | 250 | - |  |

Table 32
VDD $=2.7$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tr |  | - | 500 | ns |
| Reset LOW pulse width | $\overline{\mathrm{RES}}$ | tRW |  | 500 | - |  |

Table 33
VDD=1.7 to $2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Signal | Symbol | Condition | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset time |  | tr |  | - | 1000 | ns |
| Reset LOW pulse width | $\overline{\text { RES }}$ | tRW |  | 1000 | - |  |

Note : 1. The input Signal rise and fall times must be with in 10 ns .
2. Every timing is specified on the basis of $20 \%$ and $80 \%$ of VDD.

## SED15B1 Series

## Notes for Power on Sequence

It is preferable to turn on power supply VDD and VDD2 at the same time, but if VDD turn on after VDD2, then it is necessary that the below 3 conditions are satisfied.


Figure 37
A. $\mathrm{t} 1<1 \mathrm{~ms}$, during this timing, all input pins are fixed to Vss.
B. $\overline{\mathrm{CS}}$ becomes HIGH simultaneously with VdD.
C. $\mathrm{t} 2>100 \mathrm{~ns}$ (Reset is canceled after VDD2 and rise up).

## 11. THE MPU INTERFACE (REFERENCE EXAMPLES)

The SED15B1 series can directly be connected to the 80 system MPU and 68 series MPU. It can also be operated with a fewer signal lines by using the serial interface.
After the initialization using the RES pin, the respective input pins of the SED15B1 series need to controlled normally.
(1) 80 series MPU


Figure 38
(2) 6800 series MPU


Figure 39
(3) Using serial interface


Figure 40

## 12. NOTES

Please be advised on the following points in the use of this development specification.

1. This development specification is subject to change without previous notice.
2. This development specification does not guarantee or furnish the industrial property right not its execution.

Application examples in this development specification are intended to ensure your better understanding of the product. Thus the manufacturer shall not be liable for any trouble arising in your circuits from using such application example.
Numerical values provided in the property table of this manual are represented with their magnitude on the numerical line.
3. No part of this development specification may not be reproduced, copied or used for commercialpurpose without a written permission from the manufacturer.

In handling of semiconductor devices, your attention is required to following points.
[Precaution on light]
Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in malfunctioning of the ICs. To prevent such malfunctioning of the ICs mounted on the boards or products, make sure that:
(1) Your design and mounting layout done are so that the IC is not exposed to light in actual use.
(2) The IC is protected from light in the inspection process.
(3) The IC is protected from light in its front, rear and side faces.
[Precautions when installing the COG]
When installing the COG, it is necessary to duly consider the fact that there exists a resistance of the ITO wiring occurring between the driver chip and the externally connected parts (such as capacitors and resistors). By the influence of this resistance, nonconformity may occur with the indications on the liquid crystal display.
Therefore, when installing the COG design the module paying sufficient considerations to the following three points.

1. Suppress the resistance occurring between the driver chip pin to the externally connected parts as much as possible.
2. Suppress the resistance connecting to the power supply pin of the driver chip.
3. Make various COG module samples with different ITO sheet resistance to select the module with the sheet resistance with sufficient operation margin.

## AMERICA

EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS
1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone : +1-310-955-5300 Fax : +1-310-955-5400

## SALES OFFICES

## West

150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone : +1-408-922-0200 Fax : +1-408-922-0238

## Central

101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone : +1-815-455-7630 Fax : +1-815-455-7633

## Northeast

301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone : +1-781-246-3600 Fax : +1-781-246-5443

## Southeast

3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone : +1-877-EEA-0020 Fax : +1-770-777-2637

## EUROPE

EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS
Riesstrasse 15
80992 Munich, GERMANY
Phone : +49-(0) 89-14005-0 Fax : +49-(0) 89-14005-110

## SALES OFFICE

Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone : +49-(0) 2171-5045-0 Fax : +49-(0) 2171-5045-10

## UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone : +44-(0) 1344-381700 Fax : +44-(0) 1344-381701

## FRENCH BRANCH OFFICE

1 Avenue de l'Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE

Phone : +33-(0) 1-64862350 Fax : +33-(0) 1-64862355

## ASIA

EPSON (CHINA) CO., LTD.
28F, Beijing Silver Tower 2\# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone: 64106655 Fax:64107319
SHANGHAI BRANCH
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone : 21-6485-5552 Fax: 21-6485-0775
EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong
Phone : +852-2585-4600 Fax : +852-2827-4346
Telex : 65542 EPSCO HX
EPSON TAIWAN TECHNOLOGY \& TRADING LTD.
10F, No. 287,Nanking East Road, Sec. 3
Taipei
Phone : 02-2717-7360 Fax: 02-2712-9164
Telex : 24444 EPSONTB

## HSINCHU OFFICE

13F-3, No.295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone : 03-573-9900 Fax:03-573-9169
EPSON SINGAPORE PTE., LTD.
No. 1 Temasek Avenue, \#36-00
Millenia Tower, SINGAPORE 039192
Phone : +65-337-7911 Fax : +65-334-2716
SEIKO EPSON CORPORATION
KOREA OFFICE
50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone: 02-784-6027 Fax: 02-767-3677
SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION
Electronic Device Marketing Department IC Marketing \& Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624
ED International Marketing Department
Europe \& U.S.A.
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564
ED International Marketing Department
Asia
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110


In pursuit of "Saving" Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

## SED1500 Series

LCD driver with RAM

## SEIKO EPSON CORPORATION

■ Electronic Devices Information on the EPSON WWW Server


[^0]:    * $\quad$ tcyc $\times 8$

[^1]:    * Pin names in ( ) apply to SED1528.
    * Pin names in [ ] apply to SED1526DA* (CMOS pin = Type B).

[^2]:    * Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used.

