EPSON



## NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notics. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no repersesnation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.
©Seiko Epson Corporation 1997 All rights reserved.

# SED1600 Series LCD Drivers 

Technical Manual

## CONTENTS

## Segment drivers

1. SED 1600 series selection guide
2. SED 1601
3. SED 1606
4. SED 1620
5. SED 1640
6. SED 1648

## Common drivers

7. SED 1610FAA
8. SED 1651
9. SED 1670
10. SED 1672
11. SED 1681

## CONTENTS

## SPECIFICATIONS

Segment drivers
Common drivers

## 1. SELECTION GUIDE

## SED1600 series

## - Segment drivers

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Outputs | Data bus | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SED1601DaA | 4.5 to 5.5 | 12 to 28 | $\begin{aligned} & 1 / 100 \\ & \text { to } 1 / 300 \end{aligned}$ | 80 | 8-bit parallel | Al pad chip |
| SED1601FAA |  |  |  |  |  | QFP5-100pin |
| SED1606DoA | 2.7 to 5.5 | 8 to 28 |  |  | 4-bit parallel | Al pad (for COB) |
| SED1606Dob |  |  |  |  |  | Au bump chip |
| SED1606FoA* |  |  |  |  |  | QFP5-100pin |
| SED1606D1A |  |  |  |  |  | Al pad chip (DOFF type) |
| SED1606D1в |  |  |  |  |  | Au bump chip (DOFF type) |
| SED1620DoA | 4.5 to 5.5 | 12 to 28 | 1/84 to 1/200 | 128 |  | Al pad chip |
| SED1640Dob | 2.7 to 5.5 | 8 to 28 | $\begin{aligned} & 1 / 100 \\ & \text { to } 1 / 300 \end{aligned}$ | 80 |  | Au bump chip (slim chip) |
| SED1640ToA* |  |  |  |  |  | Slim TCP* |
| SED1648DoA |  |  |  |  |  | Al pad chip (zigzag positioning) |

*: Under development

## - Common drivers

| Part number | Supply voltage range (V) | LCD voltage range (V) | Duty | Outputs | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SED1610FaA |  |  | $\begin{aligned} & 1 / 64 \\ & \text { to } 1 / 300 \end{aligned}$ | 86 | QFP5-100pin |
| SED1632D0A | 4.5 to 5.5 | 12 to 28 |  | 86 | Al pad chip |
| SED1651D0A | 2.7 to 5.5 | 8 to 28 |  |  | Al pad chip (zigzag positioning) |
| SED1670DoA |  |  |  |  | Al pad chip (INH type) |
| SED1670D1A |  |  |  |  | Al pad chip (DOFF type) |
| SED1670Dob |  |  |  | 100 | Au bump chip (INH type) |
| SED1670D1B |  |  |  |  | Au bump chip (DOFF type) |
| SED1670FoA* |  |  |  |  | QFP5-128pin * Under study |
| SED1670F1A* |  |  |  |  | QFP5-128pin * Under study |
| SED1672D0A |  |  |  | 68 | Al pad chip (INH type) |
| SED1672D1A |  |  |  |  | Al pad chip (DOFF type) |
| SED1672Dob |  |  |  |  | Au bump chip (INH type) |
| SED1672D18 |  |  |  |  | Au bump chip (DOFF type) |
| SED1672FoA* |  |  |  |  | QFP5-100pin (INH type) |
| SED1672F1A* |  |  |  |  | QFP5-100pin (DOFF type) |

*: Under development

## 2. SED1601

## Dot Matrix LCD Segment Driver

OVERVIEW ..... 2-1
FEATURES ..... 2-1
BLOCK DIAGRAM ..... 2-2
PACKAGE OUTLINE ..... 2-3
PINOUT ..... 2-4
BLOCK DESCRIPTION ..... 2-5
Data Control ..... 2-5
Enable Contorl ..... 2-5
Clock Generator ..... 2-5
Register 1 ..... 2-5
Register 2 ..... 2-5
Level Shift, LCD Drivers and Voltage Control ..... 2-5
PIN DESCRIPTION ..... 2-6
SPECIFICATIONS ..... 2-7
Absolute Maximum Ratings ..... 2-7
ELECTRICAL CHARACTERISTICS ..... 2-8
DC Characteristics ..... 2-8
AC Characteristics ..... 2-8
Mechanical specifications ..... 2-12
APPLICATION NOTES ..... 2-15
System Power-up ..... 2-15
Typical Application ..... 2-16

## OVERVIEW

The SED1601 is an 80 segment (column) dot-matrix LCD driver for use with very high capacity, high duty ratio displays It is intended to be used in conjunction with the SED1610F or SED1190F common (row) drivers.

The SED1601 is designed to drive LCDs over a wide range of voltages. The bias voltages are isolated from VDD, and are generated externally, giving a high degree of flexibility in circuit design and drive capability.

The SED1601 propagetes a daisy-chain enable signal automatically which simplifies the driver/ controller interface.

## FEATURES

- 8 -bit MPU bus
- 80 segment drivers
- Maximum Capacity Configuration: $640 \times 200$ pixels in combination with the SED1610F
- Wide range of LCD drive voltages: 12 to 28 V
- 4-bit bus and automatic daisy-chain enable support
- High frequency shift clock: 6 MHz maximum
- Selectable output shift direction
- Selectable drive bias
- Single $5 \mathrm{~V} \pm 10 \%$ logic power supply
- Implemented in low power, Si-gate CMOS
- Packaging

SED1601FAA (100-pin QFP, Plastic)
SED1601DAA (Die form, Al pad)

## BLOCK DIAGRAM



## PACKAGE OUTLINE



## PINOUT

| Pin number | Pin name | $\begin{gathered} \text { Pin } \\ \text { number } \end{gathered}$ | Pin name | $\begin{gathered} \text { Pin } \\ \text { number } \end{gathered}$ | Pin name |  | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | SEG0 | 26 | SEG25 | 51 | SEG50 | 76 | SEG75 |
| 2 | SEG1 | 27 | SEG26 | 52 | SEG51 | 77 | SEG76 |
| 3 | SEG2 | 28 | SEG27 | 53 | SEG52 | 78 | SEG77 |
| 4 | SEG3 | 29 | SEG28 | 54 | SEG53 | 79 | SEG78 |
| 5 | SEG4 | 30 | SEG29 | 55 | SEG54 | 80 | SEG79 |
| 6 | SEG5 | 31 | SEG30 | 56 | SEG55 | 81 | EIO2 |
| 7 | SEG6 | 32 | SEG31 | 57 | SEG56 | 82 | D0 |
| 8 | SEG7 | 33 | SEG32 | 58 | SEG57 | 83 | D1 |
| 9 | SEG8 | 34 | SEG33 | 59 | SEG58 | 84 | D2 |
| 10 | SEG9 | 35 | SEG34 | 60 | SEG59 | 85 | D3 |
| 11 | SEG10 | 36 | SEG35 | 61 | SEG60 | 86 | D4 |
| 12 | SEG11 | 37 | SEG36 | 62 | SEG61 | 87 | D5 |
| 13 | SEG12 | 38 | SEG37 | 63 | SEG62 | 88 | D6 |
| 14 | SEG13 | 39 | SEG38 | 64 | SEG63 | 89 | D7 |
| 15 | SEG14 | 40 | SEG39 | 65 | SEG64 | 90 | VdD |
| 16 | SEG15 | 41 | SEG40 | 66 | SEG65 | 91 | Vss |
| 17 | SEG16 | 42 | SEG41 | 67 | SEG66 | 92 | V0 |
| 18 | SEG17 | 43 | SEG42 | 68 | SEG67 | 93 | V2 |
| 19 | SEG18 | 44 | SEG43 | 69 | SEG68 | 94 | V3 |
| 20 | SEG19 | 45 | SEG44 | 70 | SEG69 | 95 | V5 |
| 21 | SEG20 | 46 | SEG45 | 71 | SEG70 | 96 | SHL |
| 22 | SEG21 | 47 | SEG46 | 72 | SEG71 | 97 | XSCL |
| 23 | SEG22 | 48 | SEG47 | 73 | SEG72 | 98 | LP |
| 24 | SEG23 | 49 | SEG48 | 74 | SEG73 | 99 | FR |
| 25 | SEG24 | 50 | SEG49 | 75 | SEG74 | 100 | EIO1 |

## BLOCK DESCRIPTION

## Data Control

This circuitry controls the transfer of data between input pins D0 to D3 and the internal register, register 1. The locations in which the data is stored in register 1 depend on the level on the SHL pin. See section 2 for details.

If the driver is disabled (see below) the data control circuitry holds the internal data bus low.

## Enable Control

If the daisy-chain enable input selected by SHL (see section 2 for detailes) is high, the driver is enabled. If the enable input is low, the internal clock and data bus are held low.

The enable control circuitry detects when register 1 has received 20 nibbles ( 80 -bits) of display data and propagates a daisy chain enable via its enable output, as selected by SHL. This allows straightforward cascading of SED1601 segment drivers for large capacity displays.

The enable input of the first driver in the chain is tied to VDD. The enable outputs of all drivers are reset by LP.

## Clock Generator

This circuitry generates 20 shift-clocks, one per 4-bit channel of register, locked to XSCL.

## Register 1

This regiser receives 4-bit parallel data from the D0 to D3 inputs, stores it in an order determined by SHL, and transfers it to register 2 on the falling edge of LP.

## Register 2

This 80-bit register feeds the display data on the level shift circuitry.

## Level Shift, LCD Drivers and Voltage Control

The level shift circuitry converts the TTL level data to the levels required by LCD driver using voltages from the voltage control block and the frame signal, FR. Table 1 shows the relationship between display data, FR and segment drive voltage.

Table 1. Drive Voltage vs. Data, FR

| Contents of <br> Register 2 | FR | SEG |
| :---: | :---: | :---: |
| H | H | $\mathrm{V}_{0}$ |
|  | L | $\mathrm{~V}_{5}$ |
| L | H | $\mathrm{V}_{2}$ |
|  | L | $\mathrm{~V}_{3}$ |

## PIN DESCRIPTION

SEG0 to SEG79 LCD segment driver outputs
D0 to D7 Display data input
XSCL Data is shifted into the driver on the falling edge of this input signal.
LP Data is shifted into the LCD drive circuitry on the falling edge of this input.
SHL Shift direction and enable input/output select input. If data is shifted into the driver as 20 nibbles ( 80 bits) in the order (a1, a2, a3, a4, a5, a6, a7, a8), (b1, b2, b3, b4, b5, b6, b7, b8) ..., (j1, j2, j3, j4, j5, j6, j7, j8), then SHL selects the relationship between segment and data and the configuration of the enable input/output as below.

| SHL | SEG |  |  |  |  |  |  |  |  |  |  |  |  | EIO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 79 | 78 | 77 | 76 | 75 | 74 | 73 | 72 | $\ldots$ | 3 | 2 | 1 | 0 | 1 | 2 |
| L | a1 | a2 | a3 | a4 | a5 | a6 | a7 | a8 | $\ldots$ | j5 | j6 | j7 | j8 | Output | Input |
| H | j8 | j7 | j6 | j5 | j4 | j3 | j2 | j1 | $\ldots$ | a4 | a3 | a2 | a1 | Input | Output |

EIO1, EIO2 Enable I/O lines. The line selected as input by SHL receives the active high daisy-chain enable from the preceding driver. The line selected as output by SHL propagates as active high daisy-chain enable when register 1 is full. The enable output is reset byLP.

FR LCD AC drive signal input
VDD, Vss Logic power inputs
V0, V2, V3, V5 LCD drive power inputs
$\mathrm{VDD} \geq \mathrm{V} 0 \geq \mathrm{V} 2 \geq \mathrm{V} 3 \geq \mathrm{V} 5$

## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | V5 | -30.0 to +0.3 | V |
| Supply voltage (3) | V , $\mathrm{V}_{2}$, $\mathrm{V}_{3}$ | V5-0.3 to VDD +0.3 | V |
| Input pin voltage (1) | VI | Vss-0.3 to VdD+0.3 | V |
| Output voltage (1) | Vo | Vss-0.3 to VdD+0.3 | V |
| Output pin current (1) | Io | 20 | mA |
| Output pin current (2) | Ioseg | 20 | mA |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature 1 | Tstg 1 | $\begin{aligned} & -65 \text { to }+150(\text { SED1601FAA) } \\ & -55 \text { to }+150(\text { SED1601DAA }) \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature and time at lead | Tsol | 260, 10 | ${ }^{\circ} \mathrm{C}, \mathrm{s}$ |
| Power dissipation | PD | 300 | mW |

## Notes:

1. All voltages are referred to $\mathrm{VDD}=0 \mathrm{~V}$.
2. The LCD drive voltages must satisfy the condition VDD $\geq \mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V} 3 \geq \mathrm{V} 5$.
3. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced during the soldering process. Care should be taken to avoid thermally stressing the package during board assembly.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V} 0=0 \mathrm{~V}$, $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition |  |  | Rating |  |  | Unit | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |  |
| Operating voltage (1) | - |  |  |  | -5.5 | -5.0 | -4.5 | V | Vss |
| Recommended operating voltage Min. operating voltage | - |  |  |  | -28.0 | -8.0 | -12.0 | V | V5 |
| Operating voltage (2) | - |  |  |  | -2.5 |  | 0 | V | V0 |
| "H" input voltage | VIH |  |  |  | 0.2 Vss |  |  | V | ElO1, EIO2, |
| "L" input voltage | VIL |  |  |  |  |  | 0.8 Vss | V | to D7, FR, SHL |
| "H" output voltage | VOH | $\mathrm{IOH}=-0.6 \mathrm{~mA}$ |  |  | -0.4 |  |  | V | EIO1, EIO2 |
| "L" output voltage | Vol | $\mathrm{IOL}=0.6 \mathrm{~mA}$ |  |  |  |  | Vss+0.4 | V |  |
| Input leakage current | VLI | $\mathrm{Vss} \leq \mathrm{VIN} \leq 0 \mathrm{~V}$ |  |  |  |  | 2.0 | $\mu \mathrm{A}$ | $\begin{gathered} \hline \text { D0 to D7, } \\ \text { XSCL, LP, } \\ \text { SHL, FR } \end{gathered}$ |
| Input/output current | ILI/O | $\mathrm{Vss} \leq \mathrm{VIN} \leq 0 \mathrm{~V}$ |  |  |  |  | 5.0 | $\mu \mathrm{A}$ | EIO1, EIO2 |
| Static current | Idds | $\begin{aligned} & \text { V5 }=-12.0 \text { to }-28.0 \mathrm{~V} \\ & \text { VIH }=\text { VDD, VIL }=\text { Vss } \end{aligned}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ | VDD |
| Output resistance | Rseg | $\|\triangle \mathrm{VoN}\|=0.5 \mathrm{~V}$ | V5 | -20.0 V -14.0 V -8.0 V |  | 2.0 2.5 4.0 |  | k $\Omega$ | SEG0 to SEG79 |
| Current dissipation (1) | IssO1 | ```Vss = -5.0V, VIH = VDD, VIL = Vss, fxscL = 1.5MHz fLP = 7.7kHz, Frame period = 16.67ms, Input data: Inverted bit by bit No-load``` |  |  |  | 120 | 500 | $\mu \mathrm{A}$ | Vss |
| Current dissipation (2) | Isso2 | $\begin{aligned} & \mathrm{Vss}=-5.0 \mathrm{~V}, \mathrm{~V} 2=-4.0 \mathrm{~V}, \\ & \mathrm{~V} 3=-16.0 \mathrm{~V}, \mathrm{~V} 5=-20.0 \mathrm{~V} \end{aligned}$ <br> All other conditions are same as Iss1. |  |  |  | 20 | 100 | $\mu \mathrm{A}$ | V5 |
| Input capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  |  | 8.0 | pF | $\begin{gathered} \hline \text { D0 to D7, } \\ \text { XSCL, LP, } \\ \text { FR, SHL } \end{gathered}$ |
| Input/output capacitance | CI/o |  |  |  |  |  | 15.0 | pF | EIO1, EIO2 |

## AC Characteristics

## Input timing



Note: (1), (2) and (3) are cascaded drivers.

$\mathrm{Ta}=-20$ to 75 deg. $\mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| XSCL period | tccl | $\mathrm{tr}, \mathrm{tf} \leq 10 \mathrm{~ns}$ | 166 |  | ns |
| XSCL "H" pulse width | twcLH |  | 70 |  | ns |
| XSCL "L" pulse width | twcll |  | 70 |  | ns |
| Data setup time | tos |  | 60 |  | ns |
| Data hold time | tD |  | 40 |  | ns |
| XSCL-rise to LP-rise time | tıD |  | 0 |  | ns |
| XSCL-fall to LP-fall time | tsL |  | 70 |  | ns |
| LP-rise to XSCL-rise time | tıs |  | 70 |  | ns |
| LP-fall to XSCL-fall time | tLH |  | 70 |  | ns |
| LP "H" pulse width | twLPH |  | 70 |  | ns |
| LP "L" pulse width | twLPL |  | 230 |  | ns |
| Allowable FR delay time | tDFR |  | -500 | 500 | ns |
| Enable "H" setup time | tsueir |  | 40 |  | ns |
| Enable " H " hold time | theIH |  | 0 |  | ns |
| Enable "L" setup time | tsueil |  | 0 |  | ns |
| Enalbe "L" hold time | theil |  | 0 |  | ns |
| Input signal rise time | tr |  |  | $\begin{gathered} 50 \\ \text { (NOTE) } \end{gathered}$ | ns |
| Input signal fall time | tf |  |  | $\begin{gathered} 50 \\ (\text { NOTE }) \end{gathered}$ | ns |

Note: These limits on signal transition times reduce the likelihood of noise during trnasitions causing a malfunction. This is especially important for the falling edge of XSCL.
tr and tf should satisfy the following relation ship

$$
\mathrm{tr}, \mathrm{tf}<\frac{\mathrm{tcCL}-(\mathrm{twCLH}+\mathrm{twCLL})}{2}
$$

## Output Timing Characteristics


$\mathrm{VIH}=\mathrm{VOH}=0.2 \times \mathrm{Vss}$
VIL=VoL=0.8 x Vss
$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Condition |  | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| (LP-rise to disable) time | tpdEOLLP | XSCL = "L" | $\mathrm{CL}=15 \mathrm{pF}$ |  | 70 | ns |
| (XSCL-fall to disable) time | tpdEOLCL | LP = "H" |  |  | 70 | ns |
| (XSCL-rise to enable) time | tpdEOHCL |  |  |  | 100 | ns |
| (LP-fall to SEG output) time | tpdSLP | $\begin{aligned} & \mathrm{V} 5=-12.0 \text { to }-28.0 \mathrm{~V} \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ |  |  | 4.5 | $\mu \mathrm{s}$ |
| (FR to SEG output) delay time | tpdSFR |  |  |  | 4.5 | $\mu \mathrm{s}$ |

## Mechanical Specifications

SED1601F

Dimensions: inches(mm)


## SED1601D

| Chip size: | $6.20 \mathrm{~mm} \times 4.59 \mathrm{~mm}$ |
| :--- | :--- |
| Chip thickness: | $0.44 \mathrm{~mm} \pm 0.025 \mathrm{~mm}$ |
| Pad size: | $0.1 \mathrm{~mm} \times 0.1 \mathrm{~mm}$ |
| Pad size: | 0.18 mm (minimum) |



| $\begin{gathered} \text { Pad } \\ \text { number } \end{gathered}$ | Pad name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ | Pad number | Pad name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ | $\begin{gathered} \mathrm{Pad} \\ \text { number } \end{gathered}$ | Pad name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | SEG0 | -2700 | -2120 | 36 | SEG35 | 2925 | -811 | 71 | SEG70 | -994 | 2120 |
| 2 | SEG1 | -2503 | -2120 | 37 | SEG36 | 2925 | -631 | 72 | SEG71 | -1174 | 2120 |
| 3 | SEG2 | -2306 | -2120 | 38 | SEG37 | 2925 | -450 | 73 | SEG72 | -1354 | 2120 |
| 4 | SEG3 | -2109 | -2120 | 39 | SEG38 | 2925 | -270 | 74 | SEG73 | -1534 | 2120 |
| 5 | SEG4 | -1912 | -2120 | 40 | SEG39 | 2925 | -90 | 75 | SEG74 | -1714 | 2120 |
| 6 | SEG5 | -1714 | -2120 | 41 | SEG40 | 2925 | 90 | 76 | SEG75 | -1912 | 2120 |
| 7 | SEG6 | -1534 | -2120 | 42 | SEG41 | 2925 | 270 | 77 | SEG76 | -2109 | 2120 |
| 8 | SEG7 | -1354 | -2120 | 43 | SEG42 | 2925 | 451 | 78 | SEG77 | -2306 | 2120 |
| 9 | SEG8 | -1174 | -2120 | 44 | SEG43 | 2925 | 631 | 79 | SEG78 | -2503 | 2120 |
| 10 | SEG9 | -994 | -2120 | 45 | SEG44 | 2925 | 811 | 80 | SEG79 | -2700 | 2120 |
| 11 | SEG10 | -813 | -2120 | 46 | SEG45 | 2925 | 991 | 81 | EIO2 | -2925 | 1896 |
| 12 | SEG11 | -633 | -2120 | 47 | SEG46 | 2925 | 1217 | 82 | D0 | -2925 | 1669 |
| 13 | SEG12 | -453 | -2120 | 48 | SEG47 | 2925 | 1443 | 83 | D1 | -2925 | 1443 |
| 14 | SEG13 | -273 | -2120 | 49 | SEG48 | 2925 | 1669 | 84 | D2 | -2925 | 1217 |
| 15 | SEG14 | -93 | -2120 | 50 | SEG49 | 2925 | 1896 | 85 | D3 | -2925 | 991 |
| 16 | SEG15 | 88 | -2120 | 51 | SEG50 | 2695 | 2120 | 86 | D4 | -2925 | 811 |
| 17 | SEG16 | 268 | -2120 | 52 | SEG51 | 2498 | 2120 | 87 | D5 | -2925 | 631 |
| 18 | SEG17 | 448 | -2120 | 53 | SEG52 | 2301 | 2120 | 88 | D6 | -2925 | 451 |
| 19 | SEG18 | 628 | -2120 | 54 | SEG53 | 2104 | 2120 | 89 | D7 | -2925 | 270 |
| 20 | SEG19 | 808 | -2120 | 55 | SEG54 | 1907 | 2120 | 90 | VDD | -2925 | 90 |
| 21 | SEG20 | 989 | -2120 | 56 | SEG55 | 1709 | 2120 | 91 | Vss | -2925 | 90 |
| 22 | SEG21 | 1169 | -2120 | 57 | SEG56 | 1529 | 2120 | 92 | V0 | -2925 | 270 |
| 23 | SEG22 | 1349 | -2120 | 58 | SEG57 | 1349 | 2120 | 93 | V2 | -2925 | 450 |
| 24 | SEG23 | 1529 | -2120 | 59 | SEG58 | 1169 | 2120 | 94 | V3 | -2925 | 631 |
| 25 | SEG24 | 1709 | -2120 | 60 | SEG59 | 989 | 2120 | 95 | V5 | -2925 | 811 |
| 26 | SEG25 | 1907 | -2120 | 61 | SEG60 | 808 | 2120 | 96 | SHL | -2925 | 991 |
| 27 | SEG26 | 2104 | -2120 | 62 | SEG61 | 628 | 2120 | 97 | XSCL | -2925 | 1217 |
| 28 | SEG27 | 2301 | -2120 | 63 | SEG62 | 448 | 2120 | 98 | LP | -2925 | 1443 |
| 29 | SEG28 | 2498 | -2120 | 64 | SEG63 | 268 | 2120 | 99 | FR | -2925 | 1669 |
| 30 | SEG29 | 2695 | -2120 | 65 | SEG64 | 88 | 2120 | 100 | EIO1 | -2925 | 1895 |
| 31 | SEG30 | 2925 | -1895 | 66 | SEG65 | -93 | 2120 |  |  |  |  |
| 32 | SEG31 | 2925 | -1669 | 67 | SEG66 | -273 | 2120 | 1F | SEG0 | -2925 | -2120 |
| 33 | SEG32 | 2925 | -1443 | 68 | SEG67 | -453 | 2120 | 30F | SEG29 | 2925 | -2120 |
| 34 | SEG33 | 2925 | -1217 | 69 | SEG68 | -633 | 2120 | 51F | SEG50 | 2925 | 2120 |
| 35 | SEG34 | 2925 | -991 | 70 | SEG69 | -813 | 2120 | 80F | SEG79 | -2925 | 2120 |

## APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however is should be noted that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltages are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still resutlt. In this case the only solution is to reduce the divider network source resistance

Bacause low divider network source resistance increases the system current consumption, if you are disigning with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V 0 is isolated from VdD, allowing op-amps to be used. Note that VDD - V0 should be less than 2.5 V as a higher potential difference will degrade tha LCD drive capability of the SED1601. If a resistive divider network is used, VDD and V0 should be tied together.

## System Power-up

If LCD drive level voltages are connected to the driver BEFORE the logic circuits are powered up, large currents will flow in the device, DAMAGING the chip.

POWER ON: Logic power on before, or simultaneously with, LCD power on.
POWER OFF: LCD power off before, or simultaneously with, logic power off.
It is recommended that a current limiting resistor of about $100 \Omega$ is placed in series with V5.

## Typical Application

## 200×640 Dot Matrix Display System



## 3. SED1606

## Dot Matrix LCD Segment Driver

OVERVIEW ..... 3-1
FEATURES ..... 3-1
BLOCK DIAGRAM ..... 3-2
PIN DESCRIPTION ..... 3-3
PAD LAYOUT AND COORDINATES ..... 3-4
Au bump specification [reference values] ..... 3-4
PIN LAYOUT ..... 3-6
FUNCTIONAL DESCRIPTION ..... 3-7
Enable shift registor ..... 3-7
Data registor ..... 3-7
Latch ..... 3-7
Level shifter ..... 3-7
LCD driver ..... 3-7
TIMING CHART ..... 3-8
When the duty is $1 / 200$ (Reference Example) ..... 3-8
ABSOLUTE MAXIMUM RATINGS ..... 3-9
ELECTRICAL CHARACTERISTICS ..... 3-10
DC characteristics ..... 3-10
AC CHARACTERISTICS ..... 3-11
Input timing characteristics ..... 3-11
Output timing characteristics ..... 3-12
LCD DRIVE POWER ..... 3-13
Each voltage level forming method ..... 3-13
Note in power ON/OFF ..... 3-13
Be sure to follow the power ON/OFF squence as shown below ..... 3-13
TYPICAL CIRCUIT DIAGRAM ..... 3-14
Configuration Drawing of Large Screen LCD ..... 3-14

## OVERVIEW

The SED1606 is an 80 output segment (column) driver which is suitable for driving a very high capacity dot-matrix LCD panels. It is intended to be used in conjunction with the SED1670/72 as a pair.
The SED1606 is featured in a high quality of picture in LCD display. It employs a high-speed enable chain system which is favorable to a low-power driving. Allowed to be operated with a low voltage in the logic system power supply, it can meet a wide range of applications.

## FEATURES

- Number of LCD drive output segments: 80
- Low current consumption
- Low voltage operation: -2.7 V (Max.)
- Wide range of LCD drive voltages: -8 V to -28 V
- High-speed and low-power data transfer enabled by means of a 4-bit bus and chain enable support
Shift clock frequency: 6.5 MHZ (at -2.7 V )
10.0 MHZ (at -4.5 V )
- Selectable pin output shift direction
- Adjustable offset bias of LCD power to a VdD level
- Logic system power supply : -2.7 V to -5.5 V
- Chip packaging

SED1606D0A (AL-pad die form)
SED1606D0B (Au bump die form)
SED1606D1A (AL-pad die form)
SED1606D1b (Au bump die form)
PKG SED1606F0A (QFP5-100 pin)

- No radial rays countermeasure taken in designing


## BLOCK DIAGRAM


*1 Dummy terminal NC when SED1606D0* is used.
DSPOFF terminal when SED1606D1* is used

## PIN DESCRIPTION

| Pin name | I/O | Function | Number of pins |
| :---: | :---: | :---: | :---: |
| O0 ~ O79 | 0 | Segment (column) output for LCD driving The output changes at the LP falling edge. | 80 |
| D0 ~ D3 | I | Display data input | 4 |
| XSCL | I | Display data shift clock input (Falling edge trigger) | 1 |
| LP | 1 | Display data latch pulse input (Falling edge trigger) | 1 |
| EIO1, EIO2 | I/O | Enable input/output <br> To be set to input or output according to the SHL input level. The output is reset by the LP input. Upon the end of fetching of 80-bit data, the system starts up automatically to "H". | 2 |
| SHL | 1 | Shift direction selection and EIO pin I/O control input When data is input to (D3, D2 ... D0 ) pins sequentially in order of (a3, a2, $\mathrm{a} 1, \mathrm{a} 0)$, (b3, b2, b1, b0) ... (t3, t2, t1, t0), the relationship between the data and segment output becomes as shown in the table below: <br> (Note) The relationship between the data and segment output is determined irrespective of the number of shift clock inputs. | 1 |
| FR | 1 | LCD drive output AC converted signal input | 1 |
| $\overline{\text { DSPOFF }}$ | 1 | Force input of blank V0 level is forcibly set by entering " $\llcorner$ " level (available with SED1606D1* alone). | 1 |
| Vdd, Vss | Power supply | Logic power supply VdD: 0 V Vss: -2.7 V to -5.5 V | 2 |
| $\begin{gathered} \text { V0, V2, } \\ \text { V3, V5 } \\ { }^{*} 1 \end{gathered}$ | Power supply | LCD drive circuit power supply $\begin{aligned} & \text { VDD: } 0 \mathrm{~V} \mathrm{~V}_{5}:-8 \mathrm{~V} \text { to }-28 \mathrm{~V} \\ & \text { VDD }^{\mathrm{V}} \mathrm{~V}_{0} \geq \mathrm{V}_{2} \geq 6 / 9 \mathrm{~V}_{5} \\ & 3 / 9 \mathrm{~V}_{5} \geq \mathrm{V}_{3} \geq \mathrm{V}_{5} \end{aligned}$ <br> When used at a same potential, $\mathrm{V}_{0}$ and VDD are used by grounding them close to the IC chip. | 4 |

*1 Be sure to connect $\mathrm{V}_{0}$ to $\mathrm{V}_{5}$ to their LCD power, respectively.
Total: 100
SED1606D0* (including four NC'4) SED1606D1* (including four NC'3)

## PAD LAYOUT AND COORDINATES



## Au bump specifications [Reference values]

Bump size: $\quad 117 \mu \mathrm{~m} \times 109 \mu \mathrm{~m} \pm 20 \mathrm{um}$
Bump height: $\quad 17 \mu \mathrm{~m}$ to $28 \mu \mathrm{~m}$ (Details shall be stipulated in the delivery specification.)

## AL-pad die form

Pad Opening $\quad 87 \times 76 \mu \mathrm{~m}$

Unit ( $\mu \mathrm{m}$ )

| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | $Y$ |
| 1 | O0 | -2227 | -1578 |
| 2 | O1 | -2073 |  |
| 3 | O2 | -1920 |  |
| 4 | O3 | -1766 |  |
| 5 | O4 | -1612 |  |
| 6 | O5 | -1459 |  |
| 7 | O6 | -1305 |  |
| 8 | O7 | -1152 |  |
| 9 | O8 | -998 |  |
| 10 | O9 | -845 |  |
| 11 | O10 | -691 |  |
| 12 | O10 | -537 |  |
| 13 | O12 | -384 |  |
| 14 | O13 | -230 |  |
| 15 | O14 | -76 |  |
| 16 | O15 | 77 |  |
| 17 | O16 | 231 |  |
| 18 | O17 | 384 |  |
| 19 | O18 | 538 |  |
| 20 | O19 | 692 |  |
| 21 | O20 | 845 |  |
| 22 | O21 | 999 |  |
| 23 | O22 | 1152 |  |
| 24 | O23 | 1306 |  |
| 25 | O24 | 1460 |  |
| 26 | O25 | 1613 |  |
| 27 | O26 | 1767 |  |
| 28 | O27 | 1921 |  |
| 29 | O28 | 2074 |  |
| 30 | O29 | 2228 |  |
| 31 | O30 | 2381 |  |
| 32 | O31 | 2622 | -1346 |
| 33 | O32 |  | -1188 |
| 34 | O33 | $\vee$ | -1029 |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 35 | O34 | 2622 | -871 |
| 36 | O35 |  | -713 |
| 37 | 036 |  | -554 |
| 38 | 037 |  | -396 |
| 39 | O38 |  | -238 |
| 40 | 039 |  | -79 |
| 41 | O40 |  | 79 |
| 42 | 041 |  | 238 |
| 43 | 042 |  | 396 |
| 44 | 043 |  | 554 |
| 45 | 044 |  | 713 |
| 46 | O45 |  | 871 |
| 47 | 046 |  | 1029 |
| 48 | 047 |  | 1188 |
| 49 | 048 | $\checkmark$ | 1346 |
| 50 | 049 | 2381 | 1578 |
| 51 | 050 | 2228 |  |
| 52 | O51 | 2074 |  |
| 53 | 052 | 1921 |  |
| 54 | 053 | 1767 |  |
| 55 | 051 | 1613 |  |
| 56 | 055 | 1460 |  |
| 57 | 056 | 1306 |  |
| 58 | 057 | 1152 |  |
| 59 | 058 | 999 |  |
| 60 | O59 | 845 |  |
| 61 | 060 | 692 |  |
| 62 | 061 | 538 |  |
| 63 | 062 | 384 |  |
| 64 | 063 | 231 |  |
| 65 | 064 | 77 |  |
| 66 | 065 | -76 |  |
| 67 | 066 | -230 |  |
| 68 | 067 | -384 | $V$ |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 69 | O68 | -537 | 1578 |
| 70 | O69 | -691 |  |
| 71 | O70 | -846 |  |
| 72 | O71 | -998 |  |
| 73 | O72 | -1152 |  |
| 74 | O73 | -1305 |  |
| 75 | O74 | -1459 |  |
| 76 | O75 | -1613 |  |
| 77 | O76 | -1766 |  |
| 78 | O77 | -1920 |  |
| 79 | O78 | -2073 |  |
| 80 | O79 | -2227 |  |
| 81 | EIO2 | -2381 | $\square$ |
| 82 | D0 | -2622 | 1346 |
| 83 | D1 |  | 1192 |
| 84 | D2 |  | 1039 |
| 85 | D3 |  | 885 |
| 86 | Dummy |  | 732 |
| 87 | Dummy |  | 578 |
| 88 | Dummy |  | 424 |
| 89 | $* 1$ |  | 271 |
| 90 | VDD |  | 106 |
| 91 | Vss |  | -58 |
| 92 | V0 |  | -224 |
| 93 | V2 |  | -389 |
| 94 | V3 |  | -553 |
| 95 | V5 | $\downarrow$ | -718 |
| 96 | SHL | -2611 | -885 |
| 97 | XSCL |  | -1039 |
| 98 | LP |  | -1192 |
| 99 | FR | $\checkmark$ | -1346 |
| 100 | EIO1 | -2381 | -1578 |
|  |  |  |  |
|  |  |  |  |

*1: Pad No. 89 is dummy when SED1606D0* is used. It will be DSPOFF with SED1606D1*.

## PIN LAYOUT

Package Type: QFP-5 100pin


| PIN No. | NAME | PIN No. | NAME | PIN No. | NAME | PIN No. | NAME | PIN No. | NAME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | O0 | 21 | O20 | 41 | O40 | 61 | O60 | 81 | EIO2 |
| 2 | O1 | 22 | O21 | 42 | O41 | 62 | O61 | 82 | D0 |
| 3 | O2 | 23 | O22 | 43 | O42 | 63 | O62 | 83 | D1 |
| 4 | O3 | 24 | O23 | 44 | O43 | 64 | O63 | 84 | D2 |
| 5 | O4 | 25 | O24 | 45 | O44 | 65 | O64 | 85 | D3 |
| 6 | O5 | 26 | O25 | 46 | O45 | 66 | O65 | 86 | NC |
| 7 | O6 | 27 | O26 | 47 | O46 | 67 | O66 | 87 | NC |
| 8 | O7 | 28 | O27 | 48 | O47 | 68 | O67 | 88 | NC |
| 9 | O8 | 29 | O28 | 49 | O48 | 69 | O68 | 89 | ${ }^{* 1}$ |
| 10 | O9 | 30 | O29 | 50 | O49 | 70 | O69 | 90 | VDD |
| 11 | O10 | 31 | O30 | 51 | O50 | 71 | O70 | 91 | Vss |
| 12 | O11 | 32 | O31 | 52 | O51 | 72 | O71 | 92 | V0 |
| 13 | O12 | 33 | O32 | 53 | O52 | 73 | O72 | 93 | V2 |
| 14 | O13 | 34 | O33 | 54 | O53 | 74 | O73 | 94 | V3 |
| 15 | O14 | 35 | O34 | 55 | O54 | 75 | O74 | 95 | V5 |
| 16 | O15 | 36 | O35 | 56 | O55 | 76 | O75 | 96 | SHL |
| 17 | O16 | 37 | O36 | 57 | O56 | 77 | O76 | 97 | XSCL |
| 18 | O17 | 38 | O37 | 58 | O57 | 78 | O77 | 98 | LP |
| 19 | O18 | 39 | O38 | 59 | O58 | 79 | O78 | 99 | FR |
| 20 | O19 | 40 | O39 | 60 | O59 | 80 | O79 | 100 | EIO1 |

*1: Pad No. 89 is dummy when SED1606D0* is used. It will be DSPOFF with SED1606D1*.

## FUNCTIONAL DESCRIPTION

## Enable shift register

This is a bidirectional shift register with which the shift direction is selected by SHL input. The output of this shift register is used to store the data bus signals to data register.
When the enable signal is in the disable status, the internal clock signal and data bus are fixed to "L" and the system is made into the power save mode.
When using two or more segment drivers, connect the EIO pin of each driver in a cascade arrangement and the EIO pin of the leading driver to "VDD".
Since the enable controller circuit automatically detects that the data for 80 bits have been fetched thoroughly and then transfers the enable signal to the controller, it is not necessary to provide the control signal using the control LSI.

## Data register

This is a register used to convert the data bus signal into serial or parallel signal through the enable shift register output. Consequently, the relationship between the serial display data and segment output is determined irrespective of the number of shift clock inputs.

## Latch

This latch is used to fetch the content of data register at the LP falling edge trigger and to send its output to the level shifter.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver

This driver outputs the LCD drive voltage.
The relationship among the data bus signal, AC converted signal FR and segment output voltage is as shown in the table below:
(SED1606D0*)

| Data bus <br> signal | FR | O output voltage |
| :---: | :---: | :---: |
| $H$ | H | $\mathrm{V}_{0}$ |
|  | L | $\mathrm{~V}_{5}$ |
| L | H | $\mathrm{V}_{2}$ |
|  | L | $\mathrm{~V}_{3}$ |

(SED1606D1*)

| $\overline{\text { DSPOFF }}$ | Data bus <br> signal | FR | O output voltage |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $H$ | $\mathrm{~V}_{0}$ |
|  | H | L | $\mathrm{V}_{5}$ |
| H | L | H | $\mathrm{V}_{2}$ |
|  | L | L | $\mathrm{~V}_{3}$ |
| L | - | - | $\mathrm{V}_{0}$ |

## TIMING CHART

When the duty is $\mathbf{1 / 2 0 0}$ (Reference Example)

(1) to (3) stand for a cascaade No. of driver.


When SED1606D1* is used:
The driver output is forcibly switched to V0 output upon switching of DSPOFF

## ABSOLUTE MAXIMUM RATINGS

VdD=0V

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power voltage (1) | Vss | -7.0 to +0.3 | V |
| Power voltage (2) | $\mathrm{V}_{5}$ | -30.0 to +0.3 | V |
| Power voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ | $\mathrm{~V}_{5}-0.3$ to $\mathrm{VDD}+0.3$ | V |
| Input voltage | V I | $\mathrm{Vss}-0.3$ to $\mathrm{VDD}+0.3$ | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to $\mathrm{VDD}+0.3$ | V |
| EIO output current | lo | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. The storage temperature 1 stipulates the temperature by unit of a chip.
2. The voltage of $V 0, V_{2}$ and $V 3$ must always satisfy the condition of $V D D \geq V_{0} \geq V_{2} \geq V_{3} \geq V_{5}$.

3. Floating of the logic system power during while the LCD drive system power is applied, or exceeding VSS $=-2.6 \mathrm{~V}$ can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.

## ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V}_{0}=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | - |  | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 | $\mathrm{V} s \mathrm{~s}=-2.7$ to -5.5 V |  | -28.0 | - | -12.0 | V | V5 |
| Operation enable voltage | $V_{5}$ | Function |  | - | - | -8.0 | V | V5 |
| Supply voltage (2) | Vo | Recommended value |  | VDD-2.5 | - | VDD | V | Vo |
| Supply voltage (3) | $\mathrm{V}_{2}$ | Recommended value |  | $3 / 9 \mathrm{~V}_{5}$ | - | - | V | $\mathrm{V}_{2}$ |
| Supply voltage (4) | V3 | Recommended value |  | $\mathrm{V}_{5}$ | - | 6/9V5 | V | V3 |
| " H " input voltage | VIH | $\mathrm{Vss}=-2.7$ to -5.5 V |  | 0.2Vss | - | - | V | EIO1, EIO2, FR, |
| "L" input voltage | VIL |  |  | - | - | 0.8 Vss | V | SHL, LP |
| "H" output voltage | VOH | Vss $=-2.7$ to -5.5 V | $\mathrm{IOH}=-0.6 \mathrm{~mA}$ | Vdd-0.4 | - | - | V | ElO1, ElO2 |
| "L" output voltage | Vol |  | $\mathrm{loL}=0.6 \mathrm{~mA}$ | - | - | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{VIN} \leq \mathrm{VdD}$ |  | - | - | 2.0 | $\mu \mathrm{A}$ | D0 to D3, LP, FR XSCL, SHL |
| Input/output leakage current | ILI/O | $\mathrm{VSS} \leq \mathrm{VIN} \leq$ VdD |  | - | - | 5.0 | $\mu \mathrm{A}$ | ElO1, ElO2 |
| Static current | Iss | $\begin{aligned} & \text { V5 }=-28.0 \text { to }-14.0 \mathrm{~V} \\ & \mathrm{~V}_{\text {IH }}=\mathrm{V} \text { DD, } \mathrm{V} \text { IL }=\mathrm{V}_{\text {ss }} \end{aligned}$ |  | - | - | 25 | $\mu \mathrm{A}$ | Vss |
| Output resistance | Rseg | $\begin{aligned} & \Delta \mathrm{VON}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{5}=-20.0 \mathrm{~V} \quad \mathrm{~V}_{3}=13 / 15 \cdot \mathrm{~V}_{5} \\ & \mathrm{~V}_{2}=2 / 15 \cdot \mathrm{~V}_{5} \quad \mathrm{~V}_{0}=\mathrm{VDD} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  | - | 1.2 | 1.6 | $\mathrm{K} \Omega$ | O0 to O79 |
| Average operating current consumption (1) | Iss | $\begin{aligned} & \text { VSS }=-5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{VDD}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{VSS}, \mathrm{f}_{\mathrm{XSCL}}=2.69 \mathrm{MHz} \\ & \mathrm{fLP}^{2}=16.8 \mathrm{KHz}, \mathrm{f}_{\mathrm{FR}}=70 \mathrm{~Hz} \end{aligned}$ <br> Input data: Dice display at no load $\mathrm{Vss}=-3.0 \mathrm{~V}$ <br> Other conditions are the same as Vss $=-5 \mathrm{~V}$ |  | - - - | $\begin{gathered} 0.10 \\ ---- \\ 0.07 \end{gathered}$ | $\begin{gathered} 0.2 \\ --- \\ 0.15 \end{gathered}$ | mA | Vss |
| Average operating current consumption (2) | I5 | $\begin{aligned} & \text { Vss }=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{0}=0.0 \mathrm{~V}, \mathrm{~V}_{2}=-9.3 \mathrm{~V} \\ & \mathrm{~V}_{3}=-18.6 \mathrm{~V}, \mathrm{~V}_{5}=-28.0 \mathrm{~V} \end{aligned}$ <br> Other conditions are the same as in the item of Iss. |  | - | 0.05 | 0.08 | mA | V5 |
| Input pin capacitance | Cl | $\begin{aligned} & \text { Freq. }=1 \mathrm{MHz} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { By unit of a chip } \end{aligned}$ |  | - | - | 8 | pF | $\begin{aligned} & \text { D0 to D3, LP, FR } \\ & \text { XSCL, SHL } \end{aligned}$ |
| Input/output pin capacitance | Cl/o |  |  | - | - | 15 | pF | EIO1, EIO2 |

## AC CHARACTERISTICS

Input timing characteristics


Vss $=-5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| XSCL period | tc | - | 100 | - | ns |
| XSCL "H" pulsewidth | twCH | - | 30 | - | ns |
| XSCL "L" pulsewidth | twCL | - | 30 | - | ns |
| Data setup time | tDS | - | 20 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| XSCL-rise to LP-rise time | tLD | - | 0 | - | ns |
| LP-fall to XSCL-fall time | tLH | - | 40 | - | ns |
| LP "H" pulsewidth | twLH | *3 | 40 | - | ns |
| Allowable FR delay time | tDF | - | -900 | +900 | ns |
| EIO setup time | tsue | - | 35 | - | ns |

Vss $=-4.5 \mathrm{~V}$ to $-2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL period | tc | $\mathrm{Vss}=-2.7 \mathrm{~V}$ *1 | 153 | - | ns |
|  |  | $\mathrm{V} s \mathrm{~s}=-3.0 \mathrm{~V}$ *2 | 133 | - |  |
| XSCL "H" pulsewidth | twCH | - | 50 | - | ns |
| XSCL "L" pulsewidth | twCL | - | 50 | - | ns |
| Data setup time | tDs | - | 30 | - | ns |
| Data hold time | tD | - | 15 | - | ns |
| XSCL-rise to LP-rise time | tLD | - | 0 | - | ns |
| LP-fall to XSCL-fall time | tᄂH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | 75 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 65 | - |  |
| LP "H" pulsewidth | twLH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ *3 | 75 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ * 3 | 65 | - |  |
| Allowable FR delay time | tDF | - | -900 | +900 | ns |
| EIO setup time | tsue | V ss=-2.7V | 60 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 51 | - |  |

*1 Equivalent to 6.5 MHz
*2 Equivalent to 7.5 MHz
*3 twLH stipulates the time when LP is " H " and XSCL is " L ".
*4 tr and tf of input signal are stipulated by unit of 20 ns .
*5 At a high-speed operation, tr and $\mathrm{tf}=\{\mathrm{tc}-(\mathrm{tdCL}+\mathrm{tsuE})\} / 2$

## Output timing characteristics



VDD $=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V}_{5}=-12.0$ to -28.0 V

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL=15pF}(\mathrm{EIO})$ | - | 90 | ns |
| EIO output delay time | tDCL |  | - | 55 | ns |
| LP to SEG output delay time | tLSD | CL=100pF (On) | - | 200 | ns |
| FR to SEG output delay time | tFRSD |  | - | 400 | ns |

$\mathrm{V} D=-4.5 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{~V}_{5}=-12.0$ to -28.0 V

| Parament | Symbol | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL}=15 \mathrm{pF}$ <br> (EIO) |  | - | 150 | ns |
| EIO output delay time | tocl |  | Vss=-2.7V | - | 88 | ns |
|  |  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | - | 77 | ns |
| LP to SEG output delay time | tLSD | CL=100pF (On) |  | - | 400 | ns |
| FR to SEG output delay time | tFRSD |  |  | - | 800 | ns |

*1 tr and tf of input signal are stipulated by unit of 20 ns .
*2 At a high-speed operation, tr and $\mathrm{tf}=\{\mathrm{tc}-(\mathrm{tDCL}+\mathrm{tSUE})\} / 2$

## LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between V5 and VDD to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level V0 for LCD driving has been made a separate pin from VDD.
When the potential of V0 lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between V 0 and VDD.

When no operational amplifier is used, connect V0 and VDD close to the IC chip.
When a series resistance exists in the power supply line of V5 and VDD, a voltage drop of V5 and VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential (VDD $\geq \mathrm{V} 0 \geq \mathrm{V}_{2} \geq \mathrm{V} 3 \geq \mathrm{V} 5$ ) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above VSS $=-2.6 \mathrm{~V}$, and when the LCD driving signal is output before the applied voltage to the LCD driving system is stabilized, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON $\quad \rightarrow$ LCD driving system ON or simultaneous ON of the both
At power OFF .. LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both
For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.
It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.

Until the LCD driver voltage stabilizes. It is recommended to set the LCD driver output potential to V0 using the display off function (DSPOFF).


## TYPICAL CIRCUIT DIAGRAM

Configuration Drawing of Large Screen LCD


## 4. SED1620DoA

## Dot Matrix LCD Segment Driver

OVERVIEW ..... 4-1
FEATURES ..... 4-1
BLOCK DIAGRAM ..... 4-2
DIE OUTLINE ..... 4-3
BLOCK DESCRIPTION ..... 4-4
Input/Output ..... 4-4
Enable ..... 4-4
Register 1 ..... 4-4
Register 2 ..... 4-4
Level Shifter, Voltage Controller and LCD Drivers ..... 4-4
PIN DESCRIPTION ..... 4-5
SPECIFICATIONS ..... 4-6
Absolute Maximum Ratings ..... 4-6
Electrical Specifications ..... 4-7
Mechanical Specification ..... 4-12
Pad Assignment and Location ..... 4-13
APPLICATION NOTES ..... 4-14
Generating LCD Drive Voltages ..... 4-14
System Power-up ..... 4-14
Typical Application ..... 4-15

## OVERVIEW

The SED1620D0A is a dot matrix LCD segment (column) driver for use with high capacity, high duty cycle LCD panels.

The SED1620D0A has 128 segment drive outputs and can operate at duty cycles up to1/300, when used in combination with the SED1631D0A common (row) driver.

The driver is designed to work over a large range of LCD drive voltages and has its maximum drive voltage, V0 isolated from VDD for flexibility of bias voltage generation.

The SED1620D0A does not require an enable clock to propagate a daisy chain driver enable leading to a simplified controller-driver interface.

## FEATURES

- 128 segment drive outputs
- Maximum configuration: $640 \times 480$ pixels when used with the SED1631D0A
- Wide range of LCD drive voltages: 12 to 28 V
- 4-bit, 4 MHz a data bus
- Automatically propagates a daisy chain enable signal
- Selectable shift direction
- Flexible bias voltage generation
- Implemented in low power, Si-gate CMOS
- Single $5.0 \mathrm{~V} \pm 10$ logic power supply
- Supplied in die form
- Pad layout suitable for single sided board assembly


## BLOCK DIAGRAM



## DIE OUTLINE

| 74 | 73 | 72. | ..... 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 75 | 76 | 77. | . . . . 151 | 152 | 153 |

See page 4-13 for pad assignments.

## BLOCK DESCRIPTION <br> Input/Output

The circuitry in this block configures the I/O lines as inputs or outputs as determined by the SHL input. See "PIN DESCRIPTION" and the table below.

| Signal Name | SHL |  |
| :--- | :---: | :---: |
|  | H | L |
| $x x R$ | O | I |
| xxL | I | O |

## Enable

The enable circuitry controls the state of the internal bus and clock as well as generating the daisy chain enable.

If the enable selected as the input by SHL is taken low the internal clock is held low and the SED1620D0A enters stand-by mode.

When the enable input is high and the enable circuitry detects that register 1 is full, it generates a daisy chain enable signal by outputting a high level signal from the enable output.

The enable input of the first driver in the chain must be tied to VDD. The enable outputs of all drivers are reset by LP.

## Register 1

Register 1 is a $32 \times 4$ bit, bi-directional shift register clocked by the input XSCL. The inputs and outputs of register 1, and its shift direction are selected by SCL.

## Register 2

Register 2 is a 128 bit latch. Parallel data from register 1 is latched into register 2 on the falling edge of LP.

## Level Shifter, voltage Controller and LCD Drivers

The level shifter generates the voltage levels required by the LCD driver circuitry from the data in register 2 , using the voltages supplied by the voltage controller and the AC drive signal, FR. THe relationship between display data, FR and the segment drive voltages is shown below.

| D0 • D3 | FR | SEG |
| :---: | :---: | :---: |
| H | H | V0 |
|  | L | V5 |
| L | H | V2 |
|  | L | V3 |

## PIN DESCRIPTION

SEG0 to SEG127 LCD segment (column) drive outputs.
SHL
I/O terminal configuration and register 1 shift direction select input.

| SHL | DOR <br> -D3R | DOL <br> -D3L | XSCLR | XSCLL | LPR | LPL | ER | EL | FRR | FRL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | O | I | O | I | O | I | O | I | O | I |
| L | I | O | I | O | I | O | l | O | I | O |

SHL=H

| SEG0-127 | 127 | $\mathbf{1 2 6}$ | $\mathbf{1 2 5}$ | $\mathbf{1 2 4}$ | $\mathbf{1 2 3}$ | $\ldots \ldots \ldots$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | z | y | x | w | v | $\ldots \ldots \ldots$ | e | d | c | b | a |

## SHL=L

| SEG0-127 | 127 | 126 | 125 | 124 | 123 | $\ldots \ldots .$. | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | a | b | c | d | e | $\ldots \ldots .$. | v | w | x | y | z |


| D0x to D3x | Display data input/output lines configured by SHL. |
| :--- | :--- |
| XSCLx | Shift clock input/output lines configured by SHL. |
| LPx | Display data latch pulse input/output lines configured by SHL. |
| Ex | Enable input/output lines configured by SHL. |
| FRx | LCD AC drive signal input/output lines configured by SHL. |
| VDD, Vss | Logic power supply inputs. |
|  | VDD $=0$ V, VsS $=-5 \mathrm{~V}$ |
| V0, V2, V3, V5 | LCD drive power supply inputs. |
|  | VDD $\geq$ V0 $>\mathrm{V}_{2}>\mathrm{V}_{3}>\mathrm{V} 5$ |
|  | $-12 \geq \mathrm{V} 5 \geq-28 \mathrm{~V}$ |

## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to 0.3 | V |
| Supply voltage (2) | V5 | -30.0 to +0.3 | V |
| Supply voltage (3) | V , $\mathrm{V}_{2}$, $\mathrm{V}_{3}$ | V5-0.3 to 0.3 | V |
| Input voltage | VI | Vss-0.3 to 0.3 | V |
| Output voltage | Vo | Vss-0.3 to 0.3 | V |
| Output current | Io | 20 | mA |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. $\mathrm{V}_{0}, \mathrm{~V}_{2}$ and V 3 must satisfy the condition VDD $\geq \mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3} \geq \mathrm{V}_{5}$.
2. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.

## Electrical Specifications

DC Characteristics

| Parameter | Symbol | Condition |  | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Operating voltage 1 | Vss |  |  | -5.5 | -5.0 | -4.5 | V |
| Operating voltage 2 | V5 |  | mended | -28.0 | - | -12.0 | V |
|  |  |  | able | -28.0 | - | -8.0 | V |
| Operating voltage 3 | Vo |  |  | -2.5 | - | 0 | V |
| H input voltage | VIH | All I/O terminals and SHL |  | 0.2 Vss | - | 0 | V |
| L input voltage | VIL |  |  | - | - | 0.8 Vss | V |
| H output voltage | VOH | ER, EL | $\mathrm{IOH}=-0.6 \mathrm{~mA}$ | -0.4 | - | - | V |
| L output voltage | Vol |  | $\mathrm{IOL}=0.6 \mathrm{~mA}$ | - | - | Vss+0.4 | V |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{VIN} \leq 0 \mathrm{~V}, \mathrm{SHL}$ |  | - | - | 2.0 | $\mu \mathrm{A}$ |
|  | ILI/O | $\mathrm{Vss} \leq \mathrm{VIN} \leq 0 \mathrm{~V}$, all I/O terminals |  | - | - | 5.0 | $\mu \mathrm{A}$ |
| Segment output resistance | RsEG | $\|\Delta \mathrm{VoN}\|=0.5 \mathrm{~V}, \mathrm{~V} 5=-14.0 \mathrm{~V}$ |  | - | 2.5 | 4.5 | $\mathrm{k} \Omega$ |
| Standby current (Current flows VDD) | IDDS | $\begin{aligned} & \mathrm{V}_{5}=-12 \text { to }-28 \mathrm{~V}, \\ & \mathrm{VIH}=\mathrm{VDD}, \mathrm{VIL}=\mathrm{VSS} \end{aligned}$ |  | - | - | 25 | $\mu \mathrm{A}$ |
| Operating current 1 (Current flows Vss) | Isso | $\begin{aligned} & \text { VSS = -5.0 V, VIH = VDD } \\ & \text { VIL }=\text { VSS, fLP }=7.7 \mathrm{kHz} \\ & \text { fXSCL }=1.5 \mathrm{MHz}, \\ & \text { Frame period }=16.67 \mathrm{~ms}, \\ & \text { Input-data inverted } \\ & \text { every bit, No load } \end{aligned}$ |  | - | 180 | 400 | $\mu \mathrm{A}$ |
| Operating current 2 <br> (Current flows V5) | Iv5 | $\begin{aligned} & \text { Vss }=-5.0 \mathrm{~V}, \mathrm{~V}_{2}=-4.0 \mathrm{~V} \\ & \mathrm{~V} 3=-16 \mathrm{~V}, \mathrm{~V} 5=-20 \mathrm{~V} \end{aligned}$ <br> Other conditions are same as Isso |  | - | 80 | 160 | $\mu \mathrm{A}$ |
| Input capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | SHL | - | - | 8.0 | pF |
|  | CI/O |  | All I/O's | - | - | 15.0 | pF |

Note: The device is guaranteed to function over this range however the output resistance of the segment driver is greater than that in the recommendeds voltage range. The ability to drive a selected panel under these conditions must be confirmed through test.

## AC Characteristics

Input Timing


Typical Input Timing


Note: (1), (2) and (3) are cascaded drivers.

* Note: The limits are set to reduce the chance of noise during signal transition causing incorrect operation.
For high speed operation

$$
\mathrm{tr}, \mathrm{tf}<\frac{\mathrm{tcCL}-(\mathrm{twCLH}+\mathrm{twCLL})}{2}
$$

Output Timing

$\mathrm{VOH}=\mathrm{VIH}=0.2 \mathrm{Vss}$
$\mathrm{VOL}=\mathrm{VIL}=0.8 \mathrm{VSS}$

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| LP rise to disable time | tpd1 | $\mathrm{CL}=15 \mathrm{pF}, \mathrm{XSCL}=\mathrm{L}$ | - | - | 100 | ns |
| XSCL fall to disable time | tpd2 | $\mathrm{CL}=15 \mathrm{pF}, \mathrm{LP}=\mathrm{H}$ | - | - | 100 | ns |
| XSCL fall to enable time | tpd3 | $\mathrm{CL}=15 \mathrm{pF}$ | - | - | 100 | ns |
| LP fall to SEG output time | tpd4 | $\mathrm{V}_{5}=-12.0$ to -28.0 V | - | - | 4.5 | ns |
| FR to SEG output delay time | tpd5 | $\mathrm{CL}=100 \mathrm{pf}$ | - | - | 4.5 | ns |
| I/O to O/I delay time* | tpd6 | $\mathrm{CL}=15 \mathrm{pF}$ | - | - | 30 | ns |

* Note: Except for ER and EL.


## Mechanical Specification

## Pad Specification



Units: mm

## Die Mark

D1620D0A (Aluminum pateern)

## PAD ASSIGNMENT AND LOCATION

| NO. | NAME | X | Y | NO. | NAME | X | Y | NO. | NAME | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | NC | 4893 | 1793 | 52 | SEG 41 | -2278 | 1793 | 103 | SEG 92 | -1523 | -1793 |
| 2 | Vdo | 4138 | 1793 | 53 | SEG 42 | -2404 | 1638 | 104 | SEG 93 | -1397 | -1638 |
| 3 | EL | 3886 | 1638 | 54 | SEG 43 | -2530 | 1793 | 105 | SEG 94 | -1272 | -1793 |
| 4 | DOL | 3760 | 1793 | 55 | SEG 44 | -2655 | 1638 | 106 | SEG 95 | -1146 | -1638 |
| 5 | D1L | 3635 | 1638 | 56 | SEG 45 | -2781 | 1793 | 107 | SEG 96 | -1020 | -1793 |
| 6 | D2L | 3509 | 1793 | 57 | SEG 46 | -2907 | 1638 | 108 | SEG 97 | -894 | -1638 |
| 7 | D3L | 3383 | 1638 | 58 | SEG 47 | -3033 | 1793 | 109 | SEG 98 | -768 | -1793 |
| 8 | FRL | 3257 | 1793 | 59 | SEG 48 | -3159 | 1638 | 110 | SEG 99 | -643 | -1638 |
| 9 | LPL | 3131 | 1638 | 60 | SEG 49 | -3284 | 1793 | 111 | SEG 100 | -517 | -1793 |
| 10 | XSCLL | 3006 | 1793 | 61 | SEG 50 | -3410 | 1638 | 112 | SEG 101 | -391 | -1638 |
| 11 | SEG 0 | 2880 | 1638 | 62 | SEG 51 | -3536 | 1793 | 113 | SEG 102 | -265 | -1793 |
| 12 | SEG 1 | 2754 | 1793 | 63 | SEG 52 | -3662 | 1638 | 114 | SEG 103 | -136 | -1638 |
| 13 | SEG 2 | 2628 | 1638 | 64 | SEG 53 | -3788 | 1793 | 115 | SEG 104 | -14 | -1793 |
| 14 | SEG 3 | 2502 | 1793 | 65 | SEG 54 | -3913 | 1638 | 116 | SEG 105 | 112 | -1638 |
| 15 | SEG 4 | 2377 | 1638 | 66 | SEG 55 | -4039 | 1793 | 117 | SEG 106 | 238 | -1793 |
| 16 | SEG 5 | 2251 | 1793 | 67 | SEG 56 | -4165 | 1638 | 118 | SEG 107 | 364 | -1638 |
| 17 | SEG 6 | 2125 | 1638 | 68 | SEG 57 | -4291 | 1793 | 119 | SEG 108 | 490 | -1793 |
| 18 | SEG 7 | 1999 | 1793 | 69 | SEG 58 | -4417 | 1638 | 120 | SEG 109 | 615 | -1638 |
| 19 | SEG 8 | 1873 | 1638 | 70 | SEG 59 | -4542 | 1793 | 121 | SEG 110 | 741 | -1793 |
| 20 | SEG 9 | 1748 | 1793 | 71 | SEG 60 | -4668 | 1638 | 122 | SEG 111 | 867 | -1638 |
| 21 | SEG 10 | 1622 | 1638 | 72 | SEG 61 | -4794 | 1793 | 123 | SEG 112 | 993 | -1793 |
| 22 | SEG 11 | 1496 | 1793 | 73 | SEG 62 | -4920 | 1638 | 124 | SEG 113 | 1119 | -1638 |
| 23 | SEG 12 | 1370 | 1638 | 74 | SEG 63 | -5046 | 1793 | 125 | SEG 114 | 1244 | -1793 |
| 24 | SEG 13 | 1244 | 1793 | 75 | SEG 64 | -5046 | -1793 | 126 | SEG 115 | 1370 | -1638 |
| 25 | SEG 14 | 1119 | 1638 | 76 | SEG 65 | -4920 | -1638 | 127 | SEG 116 | 1496 | -1793 |
| 26 | SEG 15 | 993 | 1793 | 77 | SEG 66 | -4794 | -1793 | 128 | SEG 117 | 1622 | -1638 |
| 27 | SEG 16 | 867 | 1638 | 78 | SEG 67 | -4668 | -1638 | 129 | SEG 118 | 1748 | -1793 |
| 28 | SEG 17 | 741 | 1793 | 79 | SEG 68 | -4542 | -1793 | 130 | SEG 119 | 1873 | -1638 |
| 29 | SEG 18 | 615 | 1638 | 80 | SEG 69 | -4417 | -1638 | 131 | SEG 120 | 1999 | -1793 |
| 30 | SEG 19 | 490 | 1793 | 81 | SEG 70 | -4291 | -1793 | 132 | SEG 121 | 2125 | -1638 |
| 31 | SEG 20 | 364 | 1638 | 82 | SEG 71 | -4165 | -1638 | 133 | SEG 122 | 2251 | -1793 |
| 32 | SEG 21 | 238 | 1793 | 83 | SEG 72 | -4039 | -1793 | 134 | SEG 123 | 2377 | -1638 |
| 33 | SEG 22 | 112 | 1638 | 84 | SEG 73 | -3913 | -1638 | 135 | SEG 124 | 2502 | -1793 |
| 34 | SEG 23 | -14 | 1793 | 85 | SEG 74 | -3788 | -1793 | 136 | SEG 125 | 2628 | -1638 |
| 35 | SEG 24 | -139 | 1638 | 86 | SEG 75 | -3662 | -1638 | 137 | SEG 126 | 2754 | -1793 |
| 36 | SEG 25 | -265 | 1793 | 87 | SEG 76 | -3536 | -1793 | 138 | SEG 127 | 2880 | -1638 |
| 37 | SEG 26 | -391 | 1638 | 88 | SEG 77 | -3410 | -1638 | 139 | XSCLR | 3006 | -1793 |
| 38 | SEG 27 | -517 | 1793 | 89 | SEG 78 | -3284 | -1793 | 140 | LPR | 3131 | -1638 |
| 39 | SEG 28 | -643 | 1638 | 90 | SEG 79 | -3159 | -1638 | 141 | FPR | 3257 | -1793 |
| 40 | SEG 29 | -768 | 1793 | 91 | SEG 80 | -3033 | -1793 | 142 | D3R | 3383 | -1638 |
| 41 | SEG 30 | -894 | 1638 | 92 | SEG 81 | -2907 | -1638 | 143 | D2R | 3509 | -1793 |
| 42 | SEG 31 | -1020 | 1793 | 93 | SEG 82 | -2781 | -1793 | 144 | D1R | 3635 | -1638 |
| 43 | SEG 32 | -1146 | 1638 | 94 | SEG 83 | -2655 | -1638 | 145 | DOR | 3760 | -1793 |
| 44 | SEG 33 | -1272 | 1793 | 95 | SEG 84 | -2530 | -1793 | 146 | ER | 3886 | -1638 |
| 45 | SEG 34 | -1397 | 1638 | 96 | SEG 85 | -2404 | -1638 | 147 | VDD | 4138 | -1793 |
| 46 | SEG 35 | -1523 | 1793 | 97 | SEG 86 | -2278 | -1793 | 148 | SHL | 4264 | -1638 |
| 47 | SEG 36 | -1649 | 1638 | 98 | SEG 87 | -2152 | -1638 | 149 | Vss | 4389 | -1793 |
| 48 | SEG 37 | -1775 | 1793 | 99 | SEG 88 | -2026 | -1793 | 150 | Vo | 4515 | -1638 |
| 49 | SEG 38 | -1901 | 1638 | 100 | SEG 89 | -1901 | -1638 | 151 | V2 | 4641 | -1793 |
| 50 | SEG 39 | -2026 | 1793 | 101 | SEG 90 | -1775 | -1793 | 152 | V3 | 4767 | -1638 |
| 51 | SEG 40 | -2152 | 1638 | 102 | SEG 91 | -1649 | -1638 | 153 | V5 | 4893 | -1793 |

Note:

1. $\mathrm{NC}=$ Not Connected
2. 2 pads VDD are supplied, and should be used to reduce the power souce impedance

## APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however is should be notes that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltage are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still result. In this case the only solution is to reduce the divider network source resistance.

Because low divider network source resistance increases the system current consumption, if you are designing with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V0 is isolated from VDD, allowing op-amps to be used. Note that VDD - V0 should be less than 2.5 V as a higher potential difference will degrade the LCD drive capability of the SED1620D0A. If a resistive divider network is used VDD and V0 should be tied together.

## System Power-up

If LCD drive level voltages are connected to the driver BEFORE the logic circuits are powered up, large currents will flow in the device, DAMAGING the chip.

POWER ON: Logic power on before, or simulaneously with, LCD power on.
POWER OFF: LCD power off before, or simultaneously with, logic power off.
It is recommended that a current limiting resistor of about $100 \Omega$ is placed in series with V5. Also note the back of the die must be connected to VDD or insulated.

## Typical Application

$200 \times 640$ Dot Matrix Display System


## $100 \times 640 \times 2$ Dual Panel Drive



## 5. SED1640 LCD Driver

DESCRIPTION ..... 5-1
FEATURES ..... 5-1
BLOCK DIAGRAM ..... 5-2
FUNCTIONS OF THE TERMINALS ..... 5-3
PAD LAYOUT ..... 5-4
Au bump specification (SED1640D0B) reference values ..... 5-4
PAD COORDINATES ..... 5-5
FUNCTIONS ..... 5-6
Inable shift registor ..... 5-6
Data registor ..... 5-6
Latch ..... 5-6
Level shifter ..... 5-6
LCD driver ..... 5-6
ABSOLUTE MAXIMUM RATING ..... 5-7
ELECTRICAL CHARACTERISTICS ..... 5-8
DC characteristics ..... 5-8
TIMING DIAGRAM ..... 5-9
In case of $1 / 200$ duty (an example) ..... 5-9
AC CHARACTERISTICS ..... 5-10
Input timing characteristics ..... 5-10
Output timing characteristics ..... 5-11
REGARDING THE LCD DRIVING POWER ..... 5-12
Methods to obtain necessary voltage levels ..... 5-12
Cautions when turning the power on and off ..... 5-12
When turning the power on or off, follow the sequence below ..... 5-12
AN EXAMPLE OF CONNECTION ..... 5-13
Block diagram of a large sized LCD ..... 5-13
An example of TAB pin layout with SED1640T ..... 5-14

## DESCRIPTION

The SED1640 is an 80 output segment (column) driver for use in combination with an SED1670/ 72.

It is provided with high-vision measure of the LCD display and adopts high speed inable chain system for low power operation and slim chip shape suitable for minimizing of the LCD panel. Also, low voltage operation of the logic power source suits a wide range of applications.

## FEATURES

- LCD driver output number : 80
- Ultra-slim chip
- Low current consumption
- Low voltage operation : -2.7 V max.
- Wide range of liquid crystal drive voltage : -8 to -28 V
- High speed and low power data transfer is possible by adoption of the 4 bit bus inable chain system.
Shift clock frequency
6.5 MHz (at -2.7 V )
7.5 MHz (at -3.0 V )
- Non-bias display off function
- Pin selection of the output shift direction is available.
- Offset bias regulation of the liquid crystal power is possible depending on the VDD level.
- Logic system power source : -2.7 V to -5.5 V
- Product shapes

Chip : SED1640D0B (Au bump article)
Tab : SED1640T** (to be decided)

## BLOCK DIAGRAM



## FUNCTIONS OF THE TERMINALS

| Terminal names | I/O | Functions |  |  |  |  |  |  |  | Numbers of terminals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O0 ~ O79 | 0 | LCD driving segment (column) output. The output level varies by the trailing edge of the LP. |  |  |  |  |  |  |  | 80 |
| D0 ~ D3 | 1 | Display data input |  |  |  |  |  |  |  | 4 |
| XSCL | 1 | Shift clock input of display data (trailing edge trigger) |  |  |  |  |  |  |  | 1 |
| LP | 1 | Latch pulse input of display data (trailing edge trigger) |  |  |  |  |  |  |  | 1 |
| EIO1, EIO2 | I/O | Inable input and output. <br> Set to input or output depending on the SHL input level. <br> The output is reset by the LP input and, after receiving 80 bit data, it automatically rises to " H ". |  |  |  |  |  |  |  | 2 |
| SHL | 1 | Shifting directio EIO terminal. When data are (a,b,c,d,e,f,g,h) outputs are as <br> (Note) Relatio determ | cho <br> put .. w low 78 <br> b <br> y <br> be <br> d |  |  | tpu <br> te be <br> 1 <br> y <br> b <br> seg <br> th | con <br> mina <br> veen <br> 0 <br> z <br> a <br> en <br> shi | rolling i <br> Is in the data and <br> outputs t clock | nput to the <br> order of and segment <br> EIO2 <br> Input <br> OUtput <br> are <br> number. | 1 |
| FR | 1 | Input of the alternating signal of the LCD drive output. |  |  |  |  |  |  |  | 1 |
| Vdd, Vss | Power source | $\begin{array}{lll}\text { Power supply for the logics } & \text { VDD : 0V } \\ & \text { Vss }:-2.7 \sim-5.5 \mathrm{~V}\end{array}$ |  |  |  |  |  |  |  | 3 |
| $\begin{aligned} & \text { V0, V2, } \\ & \text { V3, V5 } \end{aligned}$ | Power source | Power supply for the LCD driver circuit$\begin{array}{ll}  & \text { VDD : } 0 \mathrm{~V} \quad \mathrm{~V}_{5}:-8 \sim-28 \mathrm{~V} \\ & \mathrm{VDD}^{2} \geqq \mathrm{~V}_{0} \geqq \mathrm{~V}_{2} \geqq 6 / 9 \mathrm{~V}_{5} \\ { }^{1} & 3 / 9 \mathrm{~V}_{5} \geqq \mathrm{~V}_{3} \geqq \mathrm{~V}_{5} \end{array}$ |  |  |  |  |  |  |  | 8 |
| $\overline{\text { DSPOFF }}$ | 1 | Forced blank input <br> At the "L" level, it forces the output to V0 level. <br> * When using this function, the unit may be used in common with SED1670*/*. |  |  |  |  |  |  |  | 1 |

*1 Be sure to connect pairs of V0-V5 to respective LCD power sources.

Total 107
(including NC5)

## PAD LAYOUT


Chip size $11.59 \mathrm{~mm} \times 1.40 \mathrm{~mm}$
Pad pitch $105 \mu \mathrm{~m}$ (Min.)
Chip thickness
$625 \mu \mathrm{~m} \pm 25 \mu \mathrm{~m}$

Au bump specification (SED1640Dob) reference values

| Bump size | A | $160 \mu \mathrm{~m} \times 80 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 2~26) |
| :--- | :--- | :--- | :--- |
| Bump size | B | $86 \mu \mathrm{~m} \times 91 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 1, 27,37 and 98) |
| Bump size | C | $86 \mu \mathrm{~m} \times 68 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 28~36 and 99~107) |
| Bump size | D | $82 \mu \mathrm{~m} \times 74 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 38~97) |
| Bump height | A D D | $22.5 \pm 5.5 \mu \mathrm{~m}$ | (Pad No. 1~107) |

## PAD COORDINATES

| PAD NO. | PAD NAME | X-axis of <br> coordinates | Y-axis of <br> coordinates |
| :---: | :--- | :---: | :---: |
| 2 | V0 | -5345 | -541 |
| 3 | V2 | -5164 |  |
| 4 | V3 | -4984 |  |
| 5 | V5 | -4594 |  |
| 6 | VSs | -4091 |  |
| 7 | Dummy | -3839 |  |
| 8 | SHL | -3587 |  |
| 9 | Dummy | -3065 |  |
| 10 | Dummy | -2828 |  |
| 11 | VDD | -2590 |  |
| 12 | DSPOFF | -2086 |  |
| 13 | FR | -1583 |  |
| 14 | LP | -1079 |  |
| 15 | XSCL | 1079 |  |
| 16 | D0 | 1583 |  |
| 17 | D1 | 2086 |  |
| 18 | D2 | 2590 |  |
| 19 | Dummy | 3065 |  |
| 20 | D3 | 3587 |  |
| 21 | Dummy | 3839 |  |
| 22 | VSs | 4091 |  |
| 23 | V5 | 4594 |  |
| 24 | V3 | 4984 |  |
| 25 | V2 | 5164 |  |
| 26 | V0 | 5345 |  |
| 27 | EIO1 | 5644 | -544 |
| 28 | O0 |  | -426 |
| 29 | O1 |  | -320 |
| 30 | O2 |  | -215 |
| 31 | O3 |  | -109 |
| 32 | O4 |  |  |
| 33 | O5 |  |  |
| 34 | O6 | O7 |  |
| 35 | O8 |  |  |


| PAD NO. | PAD NAME | X -axis of coordinates | Y-axis of coordinates |
| :---: | :---: | :---: | :---: |
| 38 | O10 | 5269 | 553 |
| 39 | O11 | 5090 |  |
| 40 | O 12 | 4912 |  |
| 41 | O13 | 4733 |  |
| 42 | O14 | 4554 |  |
| 43 | O15 | 4376 |  |
| 44 | 016 | 4197 |  |
| 45 | O17 | 4019 |  |
| 46 | O18 | 3840 |  |
| 47 | O19 | 3661 |  |
| 48 | O20 | 3483 |  |
| 49 | O21 | 3304 |  |
| 50 | O22 | 3126 |  |
| 51 | O23 | 2947 |  |
| 52 | O24 | 2768 |  |
| 53 | O25 | 2590 |  |
| 54 | O26 | 2411 |  |
| 55 | O27 | 2233 |  |
| 56 | O28 | 2054 |  |
| 57 | O29 | 1875 |  |
| 58 | O30 | 1697 |  |
| 59 | O31 | 1518 |  |
| 60 | O32 | 1340 |  |
| 61 | O33 | 1161 |  |
| 62 | O34 | 982 |  |
| 63 | O35 | 804 |  |
| 64 | O36 | 625 |  |
| 65 | O37 | 447 |  |
| 66 | O38 | 268 |  |
| 67 | O39 | 89 |  |
| 68 | O40 | -89 |  |
| 69 | O41 | -268 |  |
| 70 | O42 | -447 |  |
| 71 | O43 | -625 |  |
| 72 | O44 | -804 |  |
| 73 | O45 | -982 | V |


| PAD NO. | PAD NAME | X-axis of coordinates | Y-axis of coordinates |
| :---: | :---: | :---: | :---: |
| 74 | O46 | -1161 | 553 |
| 75 | O47 | -1340 |  |
| 76 | O48 | -1518 |  |
| 77 | O49 | -1697 |  |
| 78 | O50 | -1875 |  |
| 79 | O51 | -2054 |  |
| 80 | O52 | -2233 |  |
| 81 | 053 | -2411 |  |
| 82 | 054 | -2590 |  |
| 83 | O55 | -2768 |  |
| 84 | 056 | -2947 |  |
| 85 | 057 | -3126 |  |
| 86 | 058 | -3304 |  |
| 87 | O59 | -3483 |  |
| 88 | O60 | -3661 |  |
| 89 | O61 | -3840 |  |
| 90 | O62 | -4019 |  |
| 91 | O63 | -4197 |  |
| 92 | O64 | -4376 |  |
| 93 | O65 | -4554 |  |
| 94 | O66 | -4733 |  |
| 95 | O67 | -4912 |  |
| 96 | O68 | -5090 |  |
| 97 | O69 | -5269 | $\dagger$ |
| 98 | O70 | -5644 | 546 |
| 99 | O71 |  | 418 |
| 100 | O72 |  | 313 |
| 101 | O73 |  | 207 |
| 102 | O74 |  | 102 |
| 103 | 075 |  | -4 |
| 104 | O76 |  | -109 |
| 105 | 077 |  | -215 |
| 106 | O78 |  | -320 |
| 107 | O79 |  | -426 |
| 1 | EIO2 | $\checkmark$ | -544 |

## FUNCTIONS

## Inable shift registor

The inable shift registor is a bidirectional shift registor wherewith the shift direction is determined by the SHL inputs and outputs of such shift registor are used to store data bus signals to the data registor. When inable signals are in the disable state, the internal clock signal and data bus are fixed to "L" to become the power save mode.
When using multiple units of the segment driver, EIO terminals of each driver should be connected by the cascade connection and the EIO terminals of the top end driver should be connected to "VDD". (Refer to the example of the connection) Since the inable control circuit automatically detects when all the 80 bit data are taken in and automatically transfers the inable signal, control signals from a controlling LSI are not needed.

## Data registor

This is a registor for serial and parallel conversion of data bus signals by means of the inable shift registor output. Consequently, the relations between the serial display data and segment outputs are determined independent from the shift clock input number.

## Latch

It takes in the contents of the data registor by means of the trailing edge trigger of the LP to transmit the output to the level shifter.

## Level shifter

This is a level interface circuit to convert the voltage level of signals from logic level to LCD driving level.

## LCD driver

It outputs the LCD drive voltage.
Relations among data bus signals, alternating signals FR and the segment output voltage are given below.

| DSPOFF | Data bus <br> signals | FR | O Output Voltage |
| :---: | :---: | :---: | :---: |
| H | H | H | $\mathrm{V}_{0}$ |
|  |  | L | $\mathrm{~V}_{5}$ |
|  | H | V 2 |  |
| L | - | L | $\mathrm{V}_{3}$ |

## ABSOLUTE MAXIMUM RATING

| Items | Symbols | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Power voltage (1) | Vss | -7.0 ~ +0.3 | V |
| Power voltage (2) | V5 | -30.0 ~ +0.3 | V |
| Power voltage (3) | $\mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V} 3$ | V5-0.3 ~ VDD +0.3 | V |
| Input voltage | VI | Vss-0.3 ~ VdD+0.3 | V |
| Output voltage | Vo | Vss-0.3 ~ VdD+0.3 | V |
| EIO output current | 101 | 20 | mA |
| Working temperature | Topr | -40 ~ +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -65 ~ +150 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 2 | Tstg 2 | $-55 \sim+100$ | ${ }^{\circ} \mathrm{C}$ |

Note 1) All the above voltage is based on VDD $=0 \mathrm{~V}$.
Note 2) The storing temperature 1 specifies that of chips proper and the storing temperature 2 specifies that of TAB packages.
Note 3) Voltage of V0, V2 and V3 should always be maintained under a condition of VDD $\geqq \mathrm{V}_{0}$ $\geqq \mathrm{V}_{2} \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 5$.


Note 4) When logic power becomes floating state or if VSS $=-2.6$ or beyond while the LCD driver power source is being applied, the LSI may be permanently damaged and avoid such circumstances.
Pay extra attention to the power sequence at times of turning on and turning off the power supply.

## ELECTRICAL CHARACTERISTICS

DC characteristics
Unless otherwise designated, $\mathrm{VDD}=\mathrm{V} 0=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Items | Symbols | Conditions |  | Applicable terminals | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage (1) | Vss |  |  | Vss | -5.5 | -5.0 | -2.7 | V |
| Recommended operating voltage | $V_{5}$ | $\mathrm{Vss}=-2.7 \sim-5.5 \mathrm{~V}$ |  | $\mathrm{V}_{5}$ | -28.0 |  | -12.0 | V |
| Operatable voltage | $V_{5}$ | Function |  | V5 |  |  | -8.0 | V |
| Power voltage (2) | Vo | Recommended value |  | Vo | Vdd-2.5 |  | VDD | V |
| Power voltage (3) | $\mathrm{V}_{2}$ | Recommended value |  | $\mathrm{V}_{2}$ | 3/9V5 |  |  | V |
| Power voltage (4) | V3 | Recommended value |  | $\mathrm{V}_{3}$ | $V_{5}$ |  | 6/9V5 | V |
| High level input voltage | VIH | $\mathrm{Vss}=-2.7 \sim-5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { EIO1, EIO2, FR, } \\ \text { D0 ~ D3, XSCL, } \\ \text { SHL, LP, } \overline{\text { DSPOFF }} \end{gathered}$ | 0.2 Vss |  |  | V |
| Low level input voltage | VIL |  |  |  |  | 0.8 Vss | V |
| High level output | VOH | Vss $=-2.7 \sim-5.5 \mathrm{~V}$ | $\mathrm{loH}=-0.6 \mathrm{~mA}$ |  | EIO1, EIO2 | Vdd-0.4 |  |  | V |
| Low level output voltage | Vol |  | $\mathrm{loL}=0.6 \mathrm{~mA}$ |  |  |  | Vss+0.4 | V |
| Input leak current | ILI | $\mathrm{VSS} \leqq \mathrm{VIN} \leqq \mathrm{VDD}$ |  | $\begin{gathered} \text { D0 ~ D3, LP, FR } \\ \text { XSCL, SHL, } \\ \overline{\text { DSPOFF }} \end{gathered}$ |  |  | 2.0 | $\mu \mathrm{A}$ |
| Input and output leak current | ILI/O | VSS $\leqq$ VIN $\leqq$ VDD |  | EIO1, EIO2 |  |  | 5.0 | $\mu \mathrm{A}$ |
| Rest current | Iss | $\begin{aligned} & \text { V5=-28.0 ~-14.0V } \\ & \text { VIH=VDD, VIL=Vss } \end{aligned}$ |  | Vss |  |  | 25 | $\mu \mathrm{A}$ |
| Output resistance | Rseg | $\begin{aligned} & \Delta \mathrm{VoN}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{5}=-20.0 \mathrm{~V} \quad \mathrm{~V}_{3}=13 / 15 \cdot \mathrm{~V} 5 \\ & \mathrm{~V}_{2}=2 / 15 \cdot \mathrm{~V} 5 \quad \mathrm{~V}_{0}=\mathrm{VDD}^{2} \end{aligned}$ |  | O $0 \sim 079$ |  | 1.5 | 2.5 | K $\Omega$ |
| Average operating current consumption (1) | Iss | $\begin{aligned} & \text { VSS=-5.0V, VIH=VDD } \\ & \text { VIL=VSS, fxSCL=2.69MHz } \\ & \text { fLP=16.8KHz, fFR=70Hz } \end{aligned}$ <br> Input data: Diced display no-load $\mathrm{Vss}=-3.0 \mathrm{~V}$ <br> Other conditions are the same as with Vss $=-5 \mathrm{~V}$ |  | Vss |  | $\begin{gathered} 0.10 \\ 0.07 \end{gathered}$ | $\begin{gathered} 0.2 \\ \\ \hdashline 0.15 \end{gathered}$ | mA |
| Average operating current consumption (2) | 15 | $\begin{aligned} & \mathrm{Vss}=-5.0 \mathrm{~V}, \mathrm{~V}_{0}=0.0 \mathrm{~V}, \\ & \mathrm{~V}_{2}=-9.3 \mathrm{~V}, \mathrm{~V}_{3}=-18.6 \mathrm{~V}, \\ & \mathrm{~V}_{5}=-28.0 \mathrm{~V} \end{aligned}$ <br> Other conditions are the same as with the item Iss. |  | V5 |  | 0.02 | 0.05 | mA |
| Input terminal capacity | Cl | $\begin{aligned} & \text { Freq. }=1 \mathrm{MHz} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { Chips proper } \end{aligned}$ |  | $\begin{gathered} \text { D0 ~ D3, LP, FR, } \\ \text { XSCL, SHL, } \\ \overline{\text { DSPOFF }} \end{gathered}$ |  |  | 8 | pF |
| Input and output terminal capacity | CI/o |  |  | EIO1, EIO2 |  |  | 15 | pF |

## TIMING DIAGRAM

In case of $\mathbf{1 / 2 0 0}$ duty (an example)

(1) ~ (n) indicate the cascade numbers of drivers.

* In case of high speed data transfer, it is necessary to secure a longer XSCL cycle in the timing of the LP pulse insertion in order to maintain the specified value of LP $\rightarrow$ XSCL (tLH).



## AC CHARACTERISTICS

## Input timing characteristics



| Items | Symbols | Conditions | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle | tc |  | 100 |  | ns |
| XSCL high level pulse duration | twCH |  | 30 |  | ns |
| XSCL low level pulse duration | twCL |  | 30 |  | ns |
| Data setup time | tDS |  | 30 |  | ns |
| Data hold time | tDH |  | 20 |  | ns |
| XSCL $\rightarrow$ LP rise time | tLD |  | 0 |  | ns |
| LP $\rightarrow$ XSCL fall time | tLH |  | 40 |  | ns |
| LP high level pulse duration | twLH |  | *3 | 40 |  |
| FR delay permissible time | tDF |  | -900 | +900 | ns |
| EIO setup time | tsue |  | 35 |  | ns |

VSS $=-4.5 \mathrm{~V} \sim 2.7 \mathrm{~V}, \mathrm{Ta}=-40 \sim 85^{\circ} \mathrm{C}$

| Items | Symbols | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle | tc | Vss=-2.7V *1 | 153 |  | ns |
|  |  | Vss=-3.0V *2 | 133 |  |  |
| XSCL high level pulse duration | twCH |  | 50 |  | ns |
| XSCL low level pulse duration | twcL |  | 50 |  | ns |
| Data setup time | tDs |  | 50 |  | ns |
| Data hold time | tDH |  | 30 |  | ns |
| XSCL $\rightarrow$ LP rise time | tLD |  | 0 |  | ns |
| LP $\rightarrow$ XSCL fall time | tLH | Vss=-2.7V | 75 |  | ns |
|  |  | Vss=-3.0V | 65 |  |  |
| LP high level pulse duration | twLH | Vss=-2.7V *3 | 75 |  | ns |
|  |  | Vss=-3.0V *3 | 65 |  |  |
| FR delay permissible time | tDF |  | -900 | +900 | ns |
| EIO setup time | tsue | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | 50 |  | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 40 |  |  |

*1 6.5 MHz equivalence
*2 7.5 MHz equivalence
*3 twLH specifies the time when LP is " H " and, at the same time, XSCL is " L ".

## Output timing characteristics


$\mathrm{VDD}=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 5=-12.0 \sim-28.0 \mathrm{~V}$

| Items | Symbols | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL}=15 \mathrm{pF}$ (EIO) |  | 90 | ns |
| EIO output delay time | tbcl |  |  | 55 | ns |
| LP $\rightarrow$ SEG output delay time | tLsD | CL=100pF (0n) |  | 200 | ns |
| FR $\rightarrow$ SEG output delay time | tFrsd |  |  | 400 | ns |

VDD $=-4.5 \mathrm{~V} \sim 2.7 \mathrm{~V}, \mathrm{~V} 5=-12.0 \sim-28.0 \mathrm{~V}$

| Items | Symbols | Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\begin{gathered} \mathrm{CL}=15 \mathrm{pF} \\ \text { (EIO) } \end{gathered}$ |  |  | 150 | ns |
| EIO output delay time | tDCL |  | $\mathrm{Vss}=-2.7 \mathrm{~V}$ |  | 95 | ns |
|  |  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ |  | 85 | ns |
| LP $\rightarrow$ SEG output delay time | tLSD | $\mathrm{CL=100pF}$ (0n) |  |  | 400 | ns |
| FR $\rightarrow$ SEG output delay time | tFRSD |  |  |  | 800 | ns |

## REGARDING THE LCD DRIVING POWER

## Methods to obtain necessary voltage levels

In order to obtain necessary voltage levels for driving of the LCD, it should be the best to divide the potential between V5 VDD resistively to drive by means of the voltage follower by the operation amplifier. In consideration of the case of using the operation amplifier, the maximum potential level V0 and VDD should be separated to independent terminals.

Nevertheless, if V0 potential drops below the VDD potential increasing the potential difference, the capacity of the LCD driver decreases and, therefore, it is suggested that the potential difference between V0 $\sim$ VDD be maintained within $0 \mathrm{~V} \sim 2.5 \mathrm{~V}$. When the operation amplifier is not used, V0 and VDD should be connected.

As shown in the example of the connection, when using the resistive divider, set the resistance as low as the power capacity of the system allows.

When a series resistance exist in the power line of V5 (VDD), voltage drop of V5 (VDD) at the LSI current end occurs by I5 at times of signal changes and it becomes unable to maintain the relations of the LCD with intermediate potentials ( $\mathrm{VDD} \geqq \mathrm{V} 0 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 5$ ) leading to breakage of the LSI. When installing protective resistors, it is necessary to stabilize the voltage by their capacity.

## Cautions when turning the power on and off

Since the LCD drive system voltage with this LSI is comparatively high, when high voltage is applied to the LCD drive system leaving the logic power floating or leaving VSS $=-2.6 \mathrm{~V}$ or over or if LCD drive signals are output before the applied voltage to the LCD drive system is stabilized, excess current may flow to break the LSI. It therefore is suggested to bring the potential of the LCD drive output to the V0 level until the LCD drive system voltage gets stabilized using the
$\qquad$ display-off function ( $\overline{\mathrm{DSPOFF}})$.

## When turning the power on or off, follow the sequence below.

When turning on the power.....Logic systems ON $\rightarrow \quad$ LCD drive system ON (or turn them on simultaneously).

When turning off the power.....LCD drive system OFF $\rightarrow$ Logic system OFF (or turn them off simultaneously).

Insert quick melting fuse in series to the LCD power source for prevention of an excess current flow. It is necessary to choose the optimum value for the protective resistance matching the capacity of the liquid crystal cells.

## AN EXAMPLE OF CONNECTION

Block diagram of a large sized LCD


## An example of TAB pin layout with SED1640T (Examination)

Note: This is not to specify the dimensions of the TAB.

| EIO2 |
| :--- | :--- | :--- |
| V0 |
| V2 |
| V3 |
| V5 |
| Vss |
| SHL |
| VDD |
| DSPOFF |
| FR |
| LP |
| XSCL |
| D0 |
| D1 |
| D2 |
| D3 |
| VSS |
| V5 |
| V3 |
| V2 |
| V0 |
| EIO1 |

## 6. SED1648

## Dot Matrix LCD Segment Driver

OVERVIEW ..... 6-1
FEATURES ..... 6-1
BLOCK DIAGRAM ..... 6-2
PIN DESCRIPTION ..... 6-3
PAD LAYOUT AND COORDINATES ..... 6-4
Au pad specification (SED1648D0A) ..... 6-4
FUNCTIONAL DESCRIPTION ..... 6-6
Enable shift registor ..... 6-6
Data registor ..... 6-6
Latch ..... 6-6
Level shifter ..... 6-6
LCD driver ..... 6-6
TIMING CHART ..... 6-7
When the duty is $1 / 200$ (Reference Example) ..... 6-7
ABSOLUTE MAXIMUM RATINGS ..... 6-8
ELECTRICAL CHARACTERISTICS ..... 6-9
DC characteristics ..... 6-9
AC CHARACTERISTICS ..... 6-10
Input timing characteristics ..... 6-10
Output timing characteristics ..... 6-11
LCD DRIVE POWER ..... 6-12
Each voltage level forming method ..... 6-12
Note in power ON/OFF ..... 6-12
Be sure to follow the power ON/OFF squence as shown below ..... 6-12
TYPICAL CIRCUIT DIAGRAM ..... 6-13
Configuration Drawing of Large Screen LCD ..... 6-13

## OVERVIEW

The SED1648 is an 80 output segment (column) driver which is suitable for driving a very high capacity dot-matrix LCD panels.
It is intended to be used in conjunction with the SED1651 as a pair.
The SED1648 is featured in a high quality of picture in LCD display. It employs a high-speed enable chain system which is favorable to a low-power driving. Allowed to be operated with a low voltage in the logic system power supply, it can meet a wide range of applications.

## FEATURES

- Number of LCD drive output segments: 80
- Low current consumption
- Low voltage operation: -2.7 V (Max.)
- Wide range of LCD drive voltages* -8 V to -28 V
- High-speed and low-power data transfer enabled by means of a
- 4-bit bus and chain enable support

Shift clock frequency+ 6.5 MHZ (at -2.7 V )
10.0 MHZ (at -4.5 V )

- Selectable pin output shift direction
- Adjustable offset bias of LCD power to a VDD level
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging SED1648D0A (AL-pad die form)
- No radial rays countermeasure taken in designing


## BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin name | I/O | Function |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O0 ~ O79 | 0 | Segment (column) output for LCD driving The output changes at the LP falling edge. |  |  |  |  | 80 |
| D0 ~ D3 | 1 | Display data input |  |  |  |  | 4 |
| XSCL | 1 | Display data shift clock input (Falling edge trigger) |  |  |  |  | 1 |
| LP | 1 | Display data latch pulse input (Falling edge trigger) |  |  |  |  | 1 |
| EIO1, EIO2 | I/O | Enable input/output <br> To be set to input or output according to the SHL input level. <br> The output is reset by the LP input. Upon the end of fetching of 80 -bit data, the system starts up automatically to "H". |  |  |  |  | 2 |
| SHL | 1 | Shift direction selection and EIO pin I/O control input When data is input to (D3, D2 ... D0) pins sequentially in order of (a3, a2, a1, a 0 ), (b3, b2, b1, b0) ... (t3, t2, t1, t0), the relationship between the data and segment output becomes as shown in the table below: <br> (Note) The relationship between the data and segment output is determined irrespective of the number of shift clock inputs. |  |  |  |  | 1 |
| FR | 1 | LCD drive output AC converted signal input |  |  |  |  | 1 |
| Vdd, Vss | Power supply | Logic power supply $\quad$ VdD: 0 V Vss: -2.7 V to -5.5 V |  |  |  |  | 3 |
| $\begin{aligned} & \text { V0, V2, } \\ & \text { V3, v5 } \end{aligned}$ | Power supply | ```LCD drive circuit power supply VdD: 0 V V5: -8 V to -28 V VDD }\geq\mp@subsup{V}{0}{}\geq\mp@subsup{V}{2}{}\geq6/9 \mp@subsup{V}{5}{ 3/9 V5 \ V \ \geq \ V5``` |  |  |  |  | 8 |
| $\overline{\text { DSPOFF }}$ | 1 | Forced blank input <br> Making the "L" output into Vo level forcibly. |  |  |  |  | 1 |

*1 Be sure to connect the V0 to V5 pair to their LCD power, respectively.
Total: 107 (including five NC's

## PAD LAYOUT AND COORDINATES



Chip size:
$11.93 \mathrm{~mm} \times 1.45 \mathrm{~mm}$
Chip thickness: 0.400 mm (Typ.)

1) Au pad specifications (SED16480D0A)

$\begin{array}{lllll}\text { Pad } & \text { a } & \text { Opening (X, Y) } & 100 \times 120 \mu \mathrm{~m} & \text { PAD No } 38 \text { to } 97 \\ \text { Pad } & \text { b } & \text { Opening (X, Y) } & 110 \times 110 \mu \mathrm{~m} & \text { PAD No 28 to 37, 98 to } 107 \\ \text { Pad } & \text { c } & \text { Opening (X, Y) } & 110 \times 110 \mu \mathrm{~m} & \text { PAD No 1 to 27 }\end{array}$

Unit ( $\mu \mathrm{m}$ )

| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 1 | EIO2 | -5653 | -560 |
| 2 | V0 | -5297 | -560 |
| 3 | V2 | -5117 | -560 |
| 4 | V3 | -4936 | -560 |
| 5 | V5 | -4547 | -560 |
| 6 | Vss | -4091 | -560 |
| 7 | DUMMY | -3839 | -560 |
| 8 | SHL | -3587 | -560 |
| 9 | DUMMY | -3065 | -560 |
| 10 | DUMMY | -2828 | -560 |
| 11 | VDD | -2590 | -560 |
| 12 | DSPOFF | -2086 | -560 |
| 13 | FR | -1583 | -560 |
| 14 | LP | -1079 | -560 |
| 15 | XSCL | 1079 | -560 |
| 16 | D0 | 1583 | -560 |
| 17 | D1 | 2086 | -560 |
| 18 | D2 | 2590 | -560 |
| 19 | DUMMY | 3065 | -560 |
| 20 | D3 | 3587 | -560 |
| 21 | DUMMY | 3839 | -560 |
| 22 | Vss | 4091 | -560 |
| 23 | V5 | 4594 | -560 |
| 24 | V3 | 4984 | -560 |
| 25 | V2 | 5164 | -560 |
| 26 | V0 | 5345 | -560 |
| 27 | EIO1 | 5653 | -560 |
| 28 | O0 | 5814 | -414 |
| 29 | O1 | 5653 | -305 |
| 30 | O2 | 5814 | -196 |
| 31 | O3 | 5653 | -86 |
| 32 | O4 | 5814 | 23 |
| 33 | O5 | 5653 | 132 |
| 34 | O6 | 5814 | 241 |
| 35 | O7 | 5653 | 351 |
| 36 | O8 | 5814 | 460 |
| 37 | O9 | 5653 | 569 |
| 38 | O10 | 5268 | 569 |
|  |  |  |  |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 39 | O11 | 5090 | 569 |
| 40 | O12 | 4911 | 569 |
| 41 | O13 | 4732 | 569 |
| 42 | O14 | 4554 | 569 |
| 43 | O15 | 4375 | 569 |
| 44 | O16 | 4197 | 569 |
| 45 | O17 | 4018 | 569 |
| 46 | O18 | 3839 | 569 |
| 47 | O19 | 3661 | 569 |
| 48 | O20 | 3482 | 569 |
| 49 | O21 | 3304 | 569 |
| 50 | O22 | 3125 | 569 |
| 51 | O23 | 2946 | 569 |
| 52 | O24 | 2768 | 569 |
| 53 | O25 | 2589 | 569 |
| 54 | O26 | 2411 | 569 |
| 55 | O27 | 2232 | 569 |
| 56 | O28 | 2053 | 569 |
| 57 | O29 | 1875 | 569 |
| 58 | O30 | 1696 | 569 |
| 59 | O31 | 1518 | 569 |
| 60 | O32 | 1339 | 569 |
| 61 | O33 | 1160 | 569 |
| 62 | O34 | 982 | 569 |
| 63 | O35 | 803 | 569 |
| 64 | O36 | 625 | 569 |
| 65 | O37 | 446 | 569 |
| 66 | O38 | 267 | 569 |
| 67 | O39 | 89 | 569 |
| 68 | O40 | -89 | 569 |
| 69 | O41 | -267 | 569 |
| 70 | O42 | -446 | 569 |
| 71 | O43 | -625 | 569 |
| 72 | O44 | -803 | 569 |
| 73 | O45 | -982 | 569 |
| 74 | O46 | -1160 | 569 |
| 75 | O47 | -1339 | 569 |
| 76 | O48 | -1518 | 569 |
|  |  |  |  |
|  |  |  |  |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 77 | O49 | -1696 | 569 |
| 78 | O50 | -1875 | 569 |
| 79 | O51 | -2053 | 569 |
| 80 | O52 | -2232 | 569 |
| 81 | O53 | -2411 | 569 |
| 82 | O54 | -2589 | 569 |
| 83 | O55 | -2768 | 569 |
| 84 | O56 | -2946 | 569 |
| 85 | O57 | -3125 | 569 |
| 86 | O58 | -3304 | 569 |
| 87 | O59 | -3482 | 569 |
| 88 | O60 | -3661 | 569 |
| 89 | O61 | -3839 | 569 |
| 90 | O62 | -4018 | 569 |
| 91 | O63 | -4197 | 569 |
| 92 | O64 | -4375 | 569 |
| 93 | O65 | -4554 | 569 |
| 94 | O66 | -4732 | 569 |
| 95 | O67 | -4911 | 569 |
| 96 | O68 | -5090 | 569 |
| 97 | O69 | -5268 | 569 |
| 98 | O70 | -5653 | 569 |
| 99 | O71 | -5814 | 460 |
| 100 | O72 | -5653 | 351 |
| 101 | O73 | -5814 | 241 |
| 102 | O74 | -5653 | 132 |
| 103 | O75 | -5814 | 23 |
| 104 | O76 | -5653 | -86 |
| 105 | O77 | -5814 | -195 |
| 106 | O78 | -5653 | -305 |
| 107 | O79 | -5814 | -414 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## FUNCTIONAL DESCRIPTION

## Enable shift register

This is a bidirectional shift register with which the shift direction is selected by SHL input. The output of this shift register is used to store the data bus signals to data register.
When the enable signal is in the disable status, the internal clock signal and data bus are fixed to "L" and the system is made into the power save mode.
When using two or more segment drivers, connect the EIO pin of each driver in a cascade arrangement and the EIO pin of the leading driver to "VDD". (See the connection example in 11.) Since the enable controller circuit automatically detects that the data for 80 bits have been fetched thoroughly and then transfers the enable signal to the controller, it is not necessary to provide the control signal using the control LSI.

## Data register

This is a register used to convert the data bus signal into serial or parallel signal through the enable shift register output. Consequently, the relationship between the serial display data and segment output is determined irrespective of the number of shift clock inputs.

## Latch

This latch is used to fetch the content of data register at the LP falling edge trigger and to send its output to the level shifter.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver

This driver outputs the LCD drive voltage.
The relationship among the data bus signal, AC converted signal FR and segment output voltage is as shown in the table below:

| $\overline{\text { DSPOFF }}$ | Data bus <br> signal | FR | O output voltage |
| :---: | :---: | :---: | :---: |
| H | H | H | $\mathrm{V}_{0}$ |
|  |  | L | $\mathrm{~V}_{5}$ |
|  | L | H | $\mathrm{V}_{2}$ |
|  |  | $\mathrm{~V}_{3}$ |  |
| L | - | - | $\mathrm{V}_{0}$ |

## TIMING CHART

When the duty is $1 / 200$ (Reference Example)

(1) to (3) stand for a cascade No. of driver.


## ABSOLUTE MAXIMUM RATINGS

Vdd=0V

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | $\mathrm{V}_{5}$ | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ | $\mathrm{~V}_{5}-0.3$ to $\mathrm{VDD}+0.3$ | V |
| Input voltage | V I | Vss -0.3 to $\mathrm{VDD}+0.3$ | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to $\mathrm{VDD}+0.3$ | V |
| EIO output current | lo | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. The storage temperature 1 stipulates the temperature by unit of a chip.
2. The voltage of $V_{0}, V_{2}$ and $V_{3}$ must always satisfy the condition of $V_{D D} \geq V_{0} \geq V_{2} \geq V_{3} \geq V_{5}$.

3. Floating of the logic system power during while the LCD drive system power is applied, or exceeding VSS $=-2.6 \mathrm{~V}$ can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.

## ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V}_{0}=0 \mathrm{~V}$, $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | - |  | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 | $\mathrm{Vss}=-2.7$ to -5.5 V |  | -28.0 | - | -12.0 | V | V5 |
| Operation enable voltage | $V_{5}$ | Function |  | - | - | -8.0 | V | $V_{5}$ |
| Supply voltage (2) | Vo | Recommended value |  | Vdd-2.5 | - | VDD | V | Vo |
| Supply voltage (3) | $\mathrm{V}_{2}$ | Recommended value |  | 3/9V5 | - | VDD | V | $\mathrm{V}_{2}$ |
| Supply voltage (4) | V3 | Recommended value |  | $V_{5}$ | - | 6/9V5 | V | $V_{3}$ |
| " H " input voltage | VIH | $\mathrm{V} s \mathrm{~s}=-2.7$ to -5.5 V |  | 0.2 Vss | - | - | V | EIO1, EIO2, FR, |
| "L" input voltage | VIL |  |  | - | - | 0.8 Vss | V | SHL, LP, $\overline{\text { DSPOFF }}$ |
| "H" output voltage | VOH | $\mathrm{Vss}=-2.7$ to -5.5 V | $\mathrm{loH}=-0.6 \mathrm{~mA}$ | Vdd-0.4 | - | - | V | EIO1, EIO2 |
| "L" output voltage | Vol |  | $\mathrm{loL}=0.6 \mathrm{~mA}$ | - | - | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{VIN} \leq \mathrm{VDD}$ |  | - | - | 2.0 | $\mu \mathrm{A}$ | D0 to D3, LP, FR XSCL, SHL, DSPOFF |
| Input/output leakage current | ILI/O | $\mathrm{Vss} \leq \mathrm{VIN} \leq \mathrm{VdD}$ |  | - | - | 5.0 | $\mu \mathrm{A}$ | EIO1, EIO2 |
| Static current | Iss | $\begin{aligned} & \mathrm{V}_{5}=-28.0 \text { to }-14.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{VDD}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | - | - | 25 | $\mu \mathrm{A}$ | Vss |
| Output resistance | Rseg | $\begin{array}{ll} \Delta \mathrm{VON}=0.5 \mathrm{~V} & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{5}=-20.0 \mathrm{~V} & \mathrm{~V}_{3}=13 / 15 \cdot \mathrm{~V}_{5} \\ \mathrm{~V}_{2}=2 / 15 \cdot \mathrm{~V}_{5} & \mathrm{~V}_{0}=\mathrm{V}_{\mathrm{DD}} \end{array}$ |  | - | 1.5 | 1.9 | $\mathrm{K} \Omega$ | O0 to O79 |
| Average operating current consumption (1) | Iss | $\begin{aligned} & \text { VSS }=-5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{VDD} \\ & \mathrm{VIL}=\mathrm{VSS}, \mathrm{fxSCL}=2.69 \mathrm{MHz} \\ & \mathrm{fLP}=16.8 \mathrm{KHz}, \mathrm{fFR}=70 \mathrm{~Hz} \end{aligned}$ <br> Input data: Dice display at no load $\mathrm{VsS}=-3.0 \mathrm{~V}$ <br> Other conditions are the same as Vss $=-5 \mathrm{~V}$ |  | - | $\begin{gathered} 0.10 \\ \\ 0.07 \end{gathered}$ | $\begin{gathered} 0.2 \\ \\ ---- \\ 0.15 \end{gathered}$ | mA | Vss |
| Average operating current consumption (2) | I5 | $\begin{aligned} & \mathrm{Vss}=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{0}=0.0 \mathrm{~V}, \mathrm{~V}_{2}=-9.3 \mathrm{~V} \\ & \mathrm{~V}_{3}=-18.6 \mathrm{~V}, \mathrm{~V}_{5}=-28.0 \mathrm{~V} \end{aligned}$ <br> Other conditions are the same as in the item of ISS. |  | - | 0.02 | 0.05 | mA | V5 |
| Input pin capacitance | Cl | $\begin{aligned} & \text { Freq. }=1 \mathrm{MHz} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ <br> By unit of a chip |  | - | - | 8 | pF | $\begin{aligned} & \text { D0 to D3, LP, FR } \\ & \text { XSCL, SHL, DSPOFF } \end{aligned}$ |
| Input/output pin capacitance | Cl/o |  |  | - | - | 15 | pF | ElO1, EIO2 |

## AC CHARACTERISTICS

Input timing characteristics


| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| XSCL period | tc | - | 100 | - | ns |
| XSCL "H" pulsewidth | twCH | - | 30 | - | ns |
| XSCL "L" pulsewidth | twCL | - | 30 | - | ns |
| Data setup time | tDS | - | 20 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| XSCL-rise to LP-rise time | tLD | - | 0 | - | ns |
| LP-fall to XSCL-fall time | tLH | - | 40 | - | ns |
| LP "H" pulsewidth | twLH | *3 | 40 | - | ns |
| Allowable FR delay time | tDF | - | -900 | +900 | ns |
| EIO setup time | tsue | - | 35 | - | ns |

Vss $=-4.5 \mathrm{~V}$ to $-2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL period | tc | $\mathrm{Vss}=-2.7 \mathrm{~V}$ *1 | 153 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ *2 | 133 | - |  |
| XSCL "H" pulsewidth | twch | - | 50 | - | ns |
| XSCL "L" pulsewidth | twCL | - | 50 | - | ns |
| Data setup time | tbs | - | 30 | - | ns |
| Data hold time | tD | - | 15 | - | ns |
| XSCL-rise to LP-rise time | tLD | - | 0 | - | ns |
| LP-fall to XSCL-fall time | tLH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | 75 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 65 | - |  |
| LP "H" pulsewidth | twLH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ *3 | 75 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V} * 3$ | 65 | - |  |
| Allowable FR delay time | tDF | - | -900 | +900 | ns |
| EIO setup time | tsue | V ss=-2.7V | 60 | - | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 50 | - |  |

*1 Equivalent to 6.5 MHz
*2 Equivalent to 7.5 MHz
*3 twLH stipulates the time when LP is " H " and XSCL is " L ".
*4 tr and tf of input signal are stipulated by unit of 20 ns .

## Output timing characteristics



VDD $=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 5=-12.0$ to -28.0 V

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL=15pF}(\mathrm{EIO})$ | - | 90 | ns |
| EIO output delay time | tDCL |  | - | 55 | ns |
| LP to SEG output delay time | tLSD | CL=100pF (On) | - | 200 | ns |
| FR to SEG output delay time | tfrsi |  | - | 400 | ns |

VDD $=-4.5 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{~V} 5=-12.0$ to -28.0 V

| Parament | Symbols | Condition |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL}=15 \mathrm{pF}$ <br> (EIO) |  | - | 150 | ns |
| EIO output delay time | tDCL |  | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | - | 85 | ns |
|  |  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | - | 75 |  |
| LP to SEG output delay time | tLSD | $\mathrm{CL=100pF}$ (On) |  | - | 400 | ns |
| FR to SEG output delay time | tFRSD |  |  | - | 800 | ns |

*1 tr and tf of input signal are stipulated by unit of 20 ns .

## LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between V5 and VDD to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level Vo for LCD driving has been made a separate pin from VDD. When the potential of Vo lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between V 0 and VDD.
When no operational amplifier is used, connect V0 and VDD close to the IC chip.
When a series resistance exists in the power supply line of V5 and VDD, a voltage drop of V5 and VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential (VDD $\geq \mathrm{V} 0 \geq \mathrm{V} 2 \geq \mathrm{V} 3 \geq \mathrm{V} 5$ ) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above VSS $=-2.6 \mathrm{~V}$, and when the LCD driving signal is output before the applied voltage to the LCD driving system is stabilized, an overcurrent flows and LSI breaks down in some cases.
It is recommended to make the potential of LCD drive output into Vo level using the display off function ( $\overline{\mathrm{DSPOFF}}$ ) until the LCD driving system voltage is stabilized.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON $\quad \rightarrow$ LCD driving system ON or simultaneous ON of the both
At power OFF ... LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both
For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.
It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.


## TYPICAL CIRCUIT DIAGRAM

## Configuration Drawing of Large Screen LCD



## 7. SED1610FAA

## Dot Matrix LCD Common Driver

OVERVIEW ..... 7-1
FEATURES ..... 7-1
BLOCK DIAGRAM ..... 7-2
PACKAGE OUTLINE ..... 7-3
PINOUT ..... 7-4
BLOCK DESCRIPTION ..... 7-5
Shift Registor ..... 7-5
Level Shifter, Voltage Control and LCD Driver ..... 7-5
PIN DESCRIPTION ..... 7-6
SPECIFICATIONS ..... 7-7
Absolute Maximum Ratings ..... 7-7
ELECTRICAL SPECIFICATION ..... 7-8
DC Characteristics ..... 7-8
AC Characteristics ..... 7-9
Input timing ..... 7-10
Output timing ..... 7-11
Mechanical Specifications ..... 7-12
APPLICATION NOTES ..... 7-13
Generating LCD Drive Voltages ..... 7-13
System Power-up ..... 7-13
Typical Application ..... 7-14

## OVERVIEW

The SED1610FAA is an 86 output common (row) driver for driver for driving high capacity, high duty cycle dot matrix LCD displays. It is intended to be used with the SED1600FAA.

The SED1610FAA can operate with a wide range of LCD drive voltages. V0 is isolated from VDD allowing the use of op-amps for generating the LCD drive voltages.

This combination of features make the SED1610FAA a highly flexible driver suitable for a wide variety of LCD displays.

## FEATURES

- 86 row drive outputs
- Maximum Configuration: $640 \times 48$ pixels when used with the SED1600FAA
- Wide range of LCD drive voltages: 12 to 28 V
- Selectable output shift direction
- Display blanking available
- Isolated V0
- Single $5.0 \mathrm{~V} \pm 10 \%$ logic power supply
- Low power, Si-gate CMOS
- 100-pin QFP (Plastic)


## BLOCK DIAGRAM



## PACKAGE OUTLINE



## PINOUT

| $\begin{aligned} & \text { Pin } \\ & \text { number } \end{aligned}$ | Pin name | $\begin{gathered} \text { Pin } \\ \text { number } \end{gathered}$ | Pin name | $\begin{gathered} \text { Pin } \\ \text { number } \end{gathered}$ | Pin name | Pin number | Pin name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | COM2 | 26 | COM27 | 51 | COM51 | 76 | COM76 |
| 2 | COM3 | 27 | COM28 | 52 | COM52 | 77 | COM77 |
| 3 | COM4 | 28 | COM29 | 53 | COM53 | 78 | COM78 |
| 4 | COM5 | 29 | COM30 | 54 | COM54 | 79 | COM79 |
| 5 | COM6 | 30 | COM31 | 55 | COM55 | 80 | COM80 |
| 6 | COM7 | 31 | COM32 | 56 | COM56 | 81 | COM81 |
| 7 | COM8 | 32 | COM33 | 57 | COM57 | 82 | COM82 |
| 8 | COM9 | 33 | COM34 | 58 | COM58 | 83 | COM83 |
| 9 | COM10 | 34 | COM35 | 59 | COM59 | 84 | COM84 |
| 10 | COM11 | 35 | COM36 | 60 | COM60 | 85 | COM85 |
| 11 | COM12 | 36 | COM37 | 61 | COM61 | 86 | DIO2 |
| 12 | COM13 | 37 | COM38 | 62 | COM62 | 87 | $\overline{\mathrm{INH}}$ |
| 13 | COM14 | 38 | COM39 | 63 | COM63 | 88 | FR |
| 14 | COM15 | 39 | COM40 | 64 | COM64 | 89 | YSCL |
| 15 | COM16 | 40 | COM41 | 65 | COM65 | 90 | SHL |
| 16 | COM17 | 41 | COM42 | 66 | COM66 | 91 | Vdd |
| 17 | COM18 | 42 | COM43 | 67 | COM67 | 92 | Vss |
| 18 | COM19 | 43 | COM44 | 68 | COM68 | 93 | Vo |
| 19 | COM20 | 44 | COM45 | 69 | COM69 | 94 | V1 |
| 20 | COM21 | 45 | COM46 | 70 | COM70 | 95 | V4 |
| 21 | COM22 | 46 | COM47 | 71 | COM71 | 96 | V5 |
| 22 | COM23 | 47 | COM48 | 72 | COM72 | 97 | DIO1 |
| 23 | COM24 | 48 | COM49 | 73 | COM73 | 98 | COM0 |
| 24 | COM25 | 49 | COM50 | 74 | COM74 | 99 | COM1 |
| 25 | COM26 | 50 | NC | 75 | COM75 | 100 | NC |

## BLOCK DESCRIPTION

## Shift Register

This 86 bit bidirectional shift register is clocked by YSCL. The shift direction and serial input and output pins are selected by SHL (see section 2). The parallel output of this shift register is enabled by the $\overline{\mathrm{INH}}$ input.
Normally a single " 1 ", supplied by the YD output of a controller, is shifted through the register to scan the common drive outputs.

## Level Shifter, Voltage Control and LCD Driver

The level shifter converts TTL level voltages from the shift register to levels compatible with the LCD driver circuity using the INH and FR signal input and voltages from the voltage control circuitry. the common drive voltages generated are shown below.

| $\overline{\text { INH }}$ | Data | FR | COM Output |  |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | V 5 | Pixel selected |
|  |  | L | V 0 |  |
|  | L | H | V 1 | Pixel not selected |
|  |  | L | V 4 |  |
| L | Forced L | H | V1 | Pixel not selected |
|  |  | L | V4 |  |

## PIN DESCRIPTION

COM0 to COM85 LCD common driver outputs
$\overline{\text { INH }}$

YSCL
SHL
Active low inhibit input. When $\overline{\mathrm{INH}}$ is active, all common drive outputs go to "off", that is V4 when FR=0 and V1 when $\mathrm{FR}=1$.

Shift clock input. Data is shifted into the driver on the falling edge of this clock.
Shift direction and data input/output pin select input.

| SHL | COM output <br> shift direction | DIO |  |
| :---: | :---: | :---: | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ |
| L | $85 \leftarrow 0$ | Input | Output |
| $H$ | $85 \rightarrow 0$ | Output | Input |

DIO1, DIO2 Serial data input and output lines. The function of these lines is determined by SHL.
FR LCD AC drive signal input
VDD, VSS Logic power supply inputs
V0, V1, V4, V5 LCD drive voltage inputs
$\mathrm{VDD} \geq \mathrm{V} 0 \geq \mathrm{V} 1 \geq \mathrm{V} 4 \geq \mathrm{V} 5$

## SPECIFICATIONS

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | V5 | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ | V5-0.3 to VDD +0.3 | V |
| Input pin voltage (1) | VI | Vss-0.3 to VdD+0.3 | V |
| Output pin voltage (1) | Vo | Vss-0.3 to VdD+0.3 | V |
| Output pin current (1) | Io | 20 | mA |
| Output pin current (2) | Ioseg | 20 | mA |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature 1 | Tstg 1 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature $\times$ time | Tsol | 260, 10 | ${ }^{\circ} \mathrm{C}, \mathrm{s}$ |
| Allowable power dissipation | PD | 300 | mW |

Notes:

1. All voltages are referred to $\mathrm{VDD}=0 \mathrm{~V}$.
2. V0, V1, and V4 must satisfy the condition VdD $\geq \mathrm{V} 0, \mathrm{~V} 1, \mathrm{~V} 4 \geq \mathrm{V} 5$.
3. Exceeding the absolute maximum ratings can cause permanent damage to the device. Functional operation under these conditions is not implied.
4. Moisture resistance of flat packages can be reduced during the soldering process. Care should be taken to avoid thermally stressing the package during board assembly.

## ELECTRICAL SPECIFICATION

## DC Characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V} 0=0 \mathrm{~V}$, $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition |  |  | Rating |  |  | Unit | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |  |
| Operating voltage (1) | - |  |  |  | -5.5 | -5.0 | -4.5 | V | Vss |
| Recommended operating voltage | - |  |  |  | -28.0 |  | -12.0 | V | V5 |
|  | - |  |  |  | -2.5 | - | 0 | V | V0 |
|  | - |  |  |  | 2/9xV5 | - | VDd | V | V1 |
|  | - |  |  |  | V5 | - | 7/9xV5 | V | V4 |
| " H " input voltage | VIH |  |  |  | 0.2 Vss |  |  | V | $\begin{gathered} \text { DIO1, DIO2, } \\ \text { YSCL, FD, } \\ \text { SHL, INH } \end{gathered}$ |
| "L" input voltage | VIL |  |  |  |  |  | 0.8 Vss | V |  |
| "H" output voltage | Voh | $\mathrm{IOH}=-0.3 \mathrm{~mA}$ |  |  | -0.4 |  |  | V | DIO1, DIO2 |
| "L" output voltage | Vol | $\mathrm{IOL}=0.3 \mathrm{~mA}$ |  |  |  |  | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{Vin} \leq 0 \mathrm{~V}$ |  |  |  |  | 2.0 | $\mu \mathrm{A}$ | $\begin{gathered} \text { YSCL, SHL, } \\ \text { INH, FR } \end{gathered}$ |
|  | ILI/O | Vss $\leq$ Vin $\leq 0 \mathrm{~V}$ |  |  |  |  | 5.0 | $\mu \mathrm{A}$ | DIO1, DIO2 |
| Static current | Idds | $\begin{aligned} & \mathrm{V} 5=-12.0 \text { to }-28.0 \mathrm{~V} \\ & \mathrm{VIH}=\mathrm{VDD}, \mathrm{VIL}=\mathrm{VSS} \end{aligned}$ |  |  |  |  | 25 | $\mu \mathrm{A}$ | VDD |
| Output resistance | Rcom | $\begin{aligned} & \|\Delta \mathrm{VoN}\| \\ & =0.5 \mathrm{~V} \end{aligned}$ | Output | V5 $=-20.0 \mathrm{~V}$ |  | 0.40 | 0.80 | $\mathrm{k} \Omega$ | COMO COM85 |
|  |  |  | level V1, | $\mathrm{V} 5=-14.0 \mathrm{~V}$ |  | 0.50 | 1.00 |  |  |
|  |  |  |  | $\mathrm{V} 5=-8.0 \mathrm{~V}$ |  | 0.60 | 1.20 |  |  |
|  |  |  | Output level V0, V5 | $\mathrm{V} 5=-20.0 \mathrm{~V}$ |  | 0.60 | 1.20 |  |  |
|  |  |  |  | V5=-14.0V |  | 0.70 | 1.40 |  |  |
|  |  |  |  | $\mathrm{V} 5=-8.0 \mathrm{~V}$ |  | 0.90 | 1.80 |  |  |
| Supply current (1) | Iss1 | $\mathrm{Vss}=-5.0 \mathrm{~V}, \mathrm{VIH}=\mathrm{VDD}$, <br> $\mathrm{VIL}=\mathrm{Vss}, \mathrm{fYSCL}=12 \mathrm{MHz}$ <br> Frame period $=16.67 \mathrm{~ms}$, Input data: <br> "H" every 1/200 duty No-load |  |  |  | 7 | 15.0 | $\mu \mathrm{A}$ | Vss |
| Supply current (2) | ISS2 | $\begin{aligned} & \mathrm{Vss}=- \\ & \mathrm{V} 4=-1 \end{aligned}$ <br> Other as Iss1. | .0V, V1 8.0V, V5 nditions | $\begin{aligned} & =-2.0 \mathrm{~V}, \\ & =-20.0 \mathrm{~V} \end{aligned}$ <br> are same |  | 7 | 15.0 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  |  |  | 8.0 | pF | $\begin{aligned} & \text { YSCL, SHL, } \\ & \text { INH, FR } \end{aligned}$ |
|  | CI/O |  |  |  |  |  | 15.0 | pF | DIO1, DIO2 |

## AC Characteristics

## Sample timing



## Input timing


$\mathrm{VIH}=0.2 \times \mathrm{Vss}$
VIL= $0.8 \times$ Vss
$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| YSCL period | tccl |  | 500 |  | ns |
| YSCL "H" pulse width | twcLH |  | 70 |  | ns |
| YSCL "L" pulse width | twcLl |  | 330 |  | ns |
| Data setup time | tDs |  | 100 |  | ns |
| Data hold time | tD |  | 10 |  | ns |
| Allowable FR delay time | tDFR |  | -500 | 500 | ns |
| Input signal rise time | $t r$ |  |  | 50 | ns |
| Input signal fall time | t f |  |  | 50 | ns |

## Output Timing


$\mathrm{VIH}=\mathrm{VOH}=0.2 \times \mathrm{VSS}$
VIL=VOL=0.8 $\times$ VSS
$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Condition | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| (YSCL-fall to DIO) delay time | tpdDOCL | $C L=15 \mathrm{pF}$ | 30 | 300 | ns |
| (YSCL-fall to COM output) delay time | tpdCCL | $\begin{aligned} & \mathrm{V} 5=-12.0 \text { to }-28.0 \mathrm{~V} \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ |  | 30 | $\mu \mathrm{S}$ |
| (INH to COM output) delay time | tpdCINH |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  |  | 3.0 | $\mu \mathrm{s}$ |

## Mechanical Specifications

## SED1601F

## Dimensions: inches(mm)



## APPLICATION NOTES

## Generating LCD Drive Voltages

The LCD drive voltages need to be accurately and stably generated if a good quality display is to be achieved.

The easiest way to generate these voltages is to use a resistive divider network, however is should be noted that LCD panels present a significant capacitive load, resulting in high transient currents when the segment drive voltages are switched. It is good practice to put surge compensating capacitors in the divider network, but if the source resistance of the network is too high, distortion of the drive waveform will still result. In this case the only solution is to reduce the divider network source resistance

Bacause low divider network source resistance increases the system current consumption, if you are disigning with low power operation in mind, it is recommended that a voltage follower op-amp be used to generate the LCD drive voltages. The driver is designed so that V0 is isolated from VDD, allowing op-amps to be used. Note that VDD - V0 should be less than 2.5 V as a higher potential difference will degrade the LCD drive capability of the SED1610F. If a resistive divider network is used, VDD and V0 should be tied together.

## System Power-up

If LCD drive level voltages are connected to the driver BEFORE the logic circuits are powered up, large currents will flow in the device, DAMAGING the chip.

POWER ON: Logic power on before, or simultaneously with, LCD power on.
POWER OFF: LCD power off before, or simultaneously with, logic power off.
It is recommended that a current limiting resistor of $22 \Omega$, or larger, is placed in series with V5.

## Typical Application



## 8. SED1651

## Dot Matrix LCD Common Driver

OVERVIEW ..... 8-1
FEATURES ..... 8-1
BLOCK DIAGRAM ..... 8-2
PIN DESCRIPTION ..... 8-3
PAD LAYOUT AND COORDINATES ..... 8-4
AL pad specifications (SED1651D0A) ..... 8-4
FUNCTIONAL DESCRIPTION ..... 8-6
Shift registor ..... 8-6
Level shifter ..... 8-6
LCD driver ..... 8-6
TIMING CHART ..... 8-7
ABSOLUTE MAXIMUM RATINGS ..... 8-8
ELECTRICAL CHARACTERISTICS ..... 8-9
DC characteristics ..... 8-9
AC CHARACTERISTICS ..... 8-10
Input timing characteristics ..... 8-10
Output timing characteristics ..... 8-11
LCD DRIVE POWER ..... 8-12
Each voltage level forming method ..... 8-12
Note in power ON/OFF ..... 8-12
Be sure to follow the power ON/OFF squence as shown below ..... 8-12
TYPICAL CIRCUIT DIAGRAM ..... 8-13
Configuration Drawing of Large Screen LCD ..... 8-13

## OVERVIEW

The SED1651 is a 100 output low-power resistance common )row) driver which is suitable for driving a very high capacity dotmatrix LCD panels. It is intended to be used in conjunction with the SED1648 as a pair.
Since the SED1651 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential Vo of its LCD driving bias voltages is isolated from VDD to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.
Owing to its pad layout which can minimize its PC boards mounting space in addition to its selectable bidirectional driver output sequence and as many as 100 LCD output segments of high pressure resistance and low output impedance, it is possible to obtain the highest driver working efficiency for the $1 / 200$ duty panel.

## FEATURES

- Number of LCD drive output segments: 100
- Super slim chip configuration
- Common output ON resistance: $750 \Omega$ (Typ.)
- Display capacity ... Possible to display $640 \times 480$ dots.
- Selectable pin output shift direction
- No bias display OFF function
- Adjustable offset bias of LCD power to VDD level
- Wide range of LCD drive voltages: -8 V to -28 V (Absolute maximum rated voltage: -30 V )
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging SED1651D0A (AL-pad die form)
- No radial rays countermeasure taken in designing


## BLOCK DIAGRAM



## PIN DESCRIPTION



## PAD LAYOUT AND COORDINATES



1) AL pad specifications (SED1651D0A)


Pad a Opening (X, Y) $\quad 110 \times 110 \mu \mathrm{~m}$
PAD No 30 to 109
Pad b Opening (X, Y) $110 \times 110 \mu \mathrm{~m}$
PAD No 20 to 29, 110 to 119
Pad c Opening (X, Y) $110 \times 110 \mu \mathrm{~m} \quad$ PAD No 1 to 19

Unit ( $\mu \mathrm{m}$ )

| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 1 | DIO2 | -5985 | -709 |
| 2 | vo | -5510 |  |
| 3 | V1 | -5035 |  |
| 4 | V4 | -4560 |  |
| 5 | V5 | -4038 |  |
| 6 | Vss | -3164 |  |
| 7 | SEL | -2280 |  |
| 8 | SHL | -1767 |  |
| 9 | DI3 | -1064 |  |
| 10 | YSCL | -181 |  |
| 11 | Vdo | 770 |  |
| 12 | $\overline{\text { DSPOFF }}$ | 1283 |  |
| 13 | FR | 2176 |  |
| 14 | Vss | 2879 |  |
| 15 | V5 | 3753 |  |
| 16 | V4 | 4560 |  |
| 17 | V1 | 5035 |  |
| 18 | Vo | 5510 |  |
| 19 | DIO1 | 5985 |  |
| 20 | O0 | 6560 | -610 |
| 21 | 01 | 6430 | -466 |
| 22 | O2 | 6560 | -321 |
| 23 | O3 | 6430 | -177 |
| 24 | 04 | 6560 | -32 |
| 25 | O5 | 6430 | 112 |
| 26 | 06 | 6560 | 257 |
| 27 | 07 | 6430 | 401 |
| 28 | O8 | 6560 | 545 |
| 29 | 09 | 6430 | 690 |
| 30 | O10 | 6079 | 727 |
| 31 | 011 | 5925 |  |
| 32 | 012 | 5771 |  |
| 33 | 013 | 5617 |  |
| 34 | 014 | 5463 |  |
| 35 | 015 | 5310 |  |
| 36 | 016 | 5156 |  |
| 37 | 017 | 5002 |  |
| 38 | 018 | 4848 |  |
| 39 | 019 | 4694 |  |
| 40 | O20 | 4540 |  |
| 41 | O21 | 4386 |  |
| 42 | 022 | 4232 |  |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 43 | O23 | 4078 | 727 |
| 44 | O24 | 3924 |  |
| 45 | O25 | 3771 |  |
| 46 | 026 | 3617 |  |
| 47 | 027 | 3463 |  |
| 48 | 028 | 3309 |  |
| 49 | 029 | 3155 |  |
| 50 | O30 | 3001 |  |
| 51 | 031 | 2847 |  |
| 52 | O32 | 2693 |  |
| 53 | 033 | 2539 |  |
| 54 | O34 | 2385 |  |
| 55 | O35 | 2232 |  |
| 56 | 036 | 2078 |  |
| 57 | 037 | 1924 |  |
| 58 | O38 | 1770 |  |
| 59 | 039 | 1616 |  |
| 60 | O40 | 1462 |  |
| 61 | 041 | 1308 |  |
| 62 | 042 | 1154 |  |
| 63 | 043 | 1000 |  |
| 64 | 044 | 846 |  |
| 65 | 045 | 693 |  |
| 66 | 046 | 539 |  |
| 67 | 047 | 385 |  |
| 68 | 048 | 231 |  |
| 69 | 049 | 77 |  |
| 70 | 050 | -77 |  |
| 71 | 051 | -231 |  |
| 72 | 052 | -385 |  |
| 73 | 053 | -539 |  |
| 74 | 054 | -693 |  |
| 75 | 055 | -846 |  |
| 76 | 055 | -1000 |  |
| 77 | 057 | -1154 |  |
| 78 | 058 | -1308 |  |
| 79 | 059 | -1462 |  |
| 80 | 060 | -1616 |  |
| 81 | 061 | -1770 |  |
| 82 | 062 | -1924 |  |
| 83 | 063 | -2078 |  |
| 84 | 064 | -2232 |  |


| PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y |
| 85 | 065 | -2385 | 727 |
| 86 | 066 | -2539 |  |
| 87 | 067 | -2693 |  |
| 88 | 068 | -2847 |  |
| 89 | 069 | -3001 |  |
| 90 | 070 | -3155 |  |
| 91 | 071 | -3309 |  |
| 92 | 072 | -3463 |  |
| 93 | 073 | -3617 |  |
| 94 | 074 | -3771 |  |
| 95 | 078 | -3924 |  |
| 96 | 076 | -4078 |  |
| 97 | 077 | -4232 |  |
| 98 | 078 | -4386 |  |
| 99 | 079 | -4540 |  |
| 100 | 080 | -4694 |  |
| 101 | 081 | -4848 |  |
| 102 | 082 | -5002 |  |
| 103 | 083 | -5156 |  |
| 104 | 084 | -5310 |  |
| 105 | 085 | -5463 |  |
| 106 | 086 | -5617 |  |
| 107 | 087 | -5771 |  |
| 108 | 088 | -5925 |  |
| 109 | 089 | -6079 | 1 |
| 110 | 090 | -6430 | 690 |
| 111 | 091 | -6560 | 545 |
| 112 | 092 | -6430 | 401 |
| 113 | 093 | -6560 | 257 |
| 114 | 094 | -6430 | 112 |
| 115 | 095 | -6560 | -32 |
| 116 | 096 | -6430 | -177 |
| 117 | 097 | -6560 | -321 |
| 118 | 098 | -6430 | -466 |
| 119 | 099 | -6560 | -610 |

## FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.
Being a $50 \times 2$ bits configuration, this register can select $50 \times 2$ bits or 100 bits according to the status of SEL.
When the $50 \times 2$ bits configuration is selected, the input of the 50 -bit shift register becomes D13.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver

This driver outputs the LCD drive voltage.
The relationship among the display blanking signal $\overline{\mathrm{DSPOFF}}$, contents of shift register, AC converted signal FR and On output voltage is as shown in the table below:

| DSPOFF | Content of <br> shift register | FR | O output voltage |  |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | $\mathrm{V}_{5}$ | (Select level) |
|  |  | L | $\mathrm{V}_{0}$ |  |
|  | L | H | $\mathrm{V}_{1}$ | (Non-select |
|  |  | $\mathrm{V}_{4}$ | level) |  |

## TIMING CHART

SHL="L"
1/200 Duty


## ABSOLUTE MAXIMUM RATINGS

$\mathrm{V} D \mathrm{D}=0 \mathrm{~V}$

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | $\mathrm{V}_{5}$ | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ | $\mathrm{~V}_{5}-0.3$ to +0.3 | V |
| Input voltage | V I | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output current (1) | lo | 20 | mA |
| Output current (2) | locom | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes*

1. The voltage of $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ and $\mathrm{V}_{5}$ must always satisfy the condition of $\mathrm{VDD}_{\mathrm{D}} \geq \mathrm{V}_{0} \geq \mathrm{V}_{1} \geq \mathrm{V}_{4} \geq$ V5.

2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding VSS $=-2.6 \mathrm{~V}$ or less can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.

## ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VdD}=\mathrm{V} 0=0 \mathrm{~V}, \mathrm{Vss}=-5.5 \mathrm{~V}-2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss | - | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 | - | -28.0 | - | -12.0 | V | V5 |
| Operation enable voltage | V5 | Functional operation | - | - | -8.0 | V | $\mathrm{V}_{5}$ |
| Supply voltage (2) | Vo | - | 2.5 | - | 0 | V | Vo |
| Supply voltage (3) | $\mathrm{V}_{1}$ | - | 2/9.V5 | - | VDD | V | $\mathrm{V}_{1}$ |
| Supply voltage (4) | $\mathrm{V}_{4}$ | - | $V_{5}$ | - | 7/9.V5 | V | $V_{4}$ |
| " H " input voltage | VIH | - | 0.2.Vss | - | - | V | DIO1, DIO2, FR, |
| "L" input voltage | VIL | - | - | - | $0.8 \cdot \mathrm{Vss}$ | V | DSPOFF, SEL |
| "H" output voltage | VOH | $\mathrm{IOH}=-0.3 \mathrm{~mA}$ | Vdd-0.4 | - | - | V | DIO1, DIO2 |
| "L" output voltage | Vol | $\mathrm{IOL}=0.3 \mathrm{~mA}$ | - | - | Vss+0.4 | V | DIO1, DIO2 |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{VIN} \leq 0 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ | YSCL, SHL, DI3 DSPOFF, FR, SEL |
| Input/output leakage current | ILI/O | $\mathrm{Vss} \leq \mathrm{Vin} \leq 0 \mathrm{~V}$ | - | - | 5.0 | $\mu \mathrm{A}$ | DIO1, DIO2 |
| Static current | IdDS | $\begin{aligned} & \mathrm{V}_{5}=-12.0 \sim-28.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\text {IL }}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ | - | - | 25 | $\mu \mathrm{A}$ | Vdd |
| Output resistance | Rсом | $\begin{aligned} & \Delta \mathrm{V} O N=0.5 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{VDD}, \mathrm{~V}_{1}=-1.5 \mathrm{~V} \\ & \mathrm{~V}_{4}=-18.5 \mathrm{~V} \quad \mathrm{~V}_{5}=-20.0 \mathrm{~V} \end{aligned}$ | - | 0.75 | 1.0 | $\mathrm{K} \Omega$ | O0~099 |
| Average operating current consumption (1) | Iss1 | V ss $=-5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V} \mathrm{DD}$ <br> VIL=Vss, fyscl=12KHz <br> Frame frequency $=60 \mathrm{~Hz}$ <br> Input data: 1/200 $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ? <br> Vss=-3.0V Other conditions <br> are the same as $\mathrm{Vss}=-5.0 \mathrm{~V}$ | - -- - - | $7$ | 15 <br> 10 | $\mu \mathrm{A}$ | Vss |
| Average operating current consumption (2) | Iss2 | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=-5.0 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}, \\ & \mathrm{~V}_{1}=1.5 \mathrm{~V}, \mathrm{~V}_{4}=18.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{E}}=\mathrm{V} 5=-20.0 \mathrm{~V} \end{aligned}$ <br> Other conditions are the same as in the item of ISS 1. | - | 7 | 15 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | - | 8 | pF | $\begin{aligned} & \text { YSCL, SHL, } \\ & \text { DSPOFF, FR, } \\ & \text { DI3, SEL } \end{aligned}$ |
| Input/output pin capacitance | Cl/o |  | - | - | 15 | pF | DIO1, DIO2 |

## AC CHARACTERISTICS

Input timing characteristics


Vss $=-5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 500 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 70 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 100 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -300 | 300 | ns |

Vss $=-5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tccL | - | 1000 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 160 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 200 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

## Output timing characteristics



Vss $=-5.0 \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDocL | $\mathrm{CL}=15 \mathrm{pF}$ | - | 350 | ns |
| (YSCL - fall to On output) delay time | tpdccL | $\mathrm{V}_{5}=-12.0$ to |  |  |  |
| -28.0 V |  |  |  |  |  |$)$

Vss $=-4.5-2.7 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDocL | CL=15pF | - | 400 | ns |
| (YSCL - fall to On output) delay time | tpdccL | $\mathrm{V}_{5}=-12.0$ to |  |  |  |
| -28.0 V |  |  |  |  |  |$)$

## LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between VDDH and GND to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level $\mathrm{V}_{0}$ for LCD driving has been made a separate pin from VDD.
When no operational amplifier is used in $\mathrm{V}_{0}$, set $\mathrm{V}_{0}=\mathrm{VDD}$.
When a resistive divider is used, set it to a resistance value as low as possible in the system power capacity.
When a series resistance exists in the power supply line of VDD, a voltage drop of VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential (VDD $\geq \mathrm{V} 0 \geq \mathrm{V} 1 \geq \mathrm{V} 4$ $\geq$ V5) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above Vss $=-2.5 \mathrm{~V}$, an overcurrent flows and LSI breaks down in some cases.
To avoid this, it is recommended to suppress the potential of LCD drive output to Vo level using the display off function ( $\overline{\mathrm{DSPOFF}})$ until the LCD driving system voltage is stabilized.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON
$\rightarrow$ LCD driving system ON or simultaneous ON of the both
At power OFF ... LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both
For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.
It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.


## TYPICAL CIRCUIT DIAGRAM

## Configuration Drawing of Large Screen LCD



## 9. SED1670

## Dot Matrix LCD Common Driver

OVERVIEW ..... 9-1
FEATURES ..... 9-1
BLOCK DIAGRAM ..... 9-2
PIN DESCRIPTION ..... 9-3
PAD LAYOUT AND COORDINATES ..... 9-4
Au bump specification reference values ..... 9-4
AL pad specification reference values ..... 9-4
FUNCTIONAL DESCRIPTION ..... 9-6
Shift registor ..... 9-6
Level shifter ..... 9-6
LCD driver ..... 9-6
TIMING CHART ..... 9-7
ABSOLUTE MAXIMUM RATINGS ..... 9-8
ELECTRICAL CHARACTERISTICS ..... 9-9
DC characteristics ..... 9-9
AC CHARACTERISTICS ..... 9-10
Input timing characteristics ..... 9-10
Output timing characteristics ..... 9-11
LCD DRIVE POWER ..... 9-12
Each voltage level forming method ..... 9-12
Note in power ON/OFF ..... 9-12
Be sure to follow the power ON/OFF squence as shown below ..... 9-12
CONNECT EXAMPLE ..... 9-13
DIFFERENT POINTS FROM REPLACEMENT PRODUCT ..... 9-14

## OVERVIEW

The SED1670 is a 100 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels upto a duty ratio of $1 / 300$. It is intended to be used in conjunction with the SED1640D or SED1606D as a pair.
Since the SED1670 is so designed to drive LCDs over a wide range of voltages, and also the maximum potential Vo of its LCD drive bias voltages is isolated from VDD to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.
Owing to its pad layout which can minimize its PC boards mounting space in addition to its selectable bidirectional driver output sequence and as many as 100 LCD output segments of high pressure resistance and low output impedance, it is possible to obtain the highest driver working efficiency for the $1 / 200$ duty panel.
And the SED1670 can display $65 \times 132$ panel when used as a common driver of RAM buit-in driver, SED1531.

## FEATURES

- Number of LCD drive output segments: 100
- Common output ON resistance: $700 \Omega$ (Typ.)
- Display duty ratio: $1 / 64$ to $1 / 300$ (Reference)
- Display capacity: Possible to display $640 \times 480$ dots when used in combination with SED 1640D or SED1606D.
- Selectable pin output shift direction
- No-bias display OFF function (*1*)
- Instantaneous display blanking enabled by inhibit function (*)*
- Adjustable offset bias of LCD power to VDD level
- Wide range of LCD drive voltages: -7 V to -28 V (Absolute maximum rated voltage: -30 V )
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging

SED1670D0A (AL-pad die form)
SED1670D1A
SED1670D0B (Au bump die form)
SED1670D1B
SED1670T0A (TCP die form)
SED1670T1A

- No radial rays countermeasure taken in designing


## BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin name | I/O | Function |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM0 to COM099 | 0 | LCD drive common (row) output The output changes at the YS CL falling edge. |  |  |  |  |  | 100 |
| $\begin{aligned} & \text { DIO1, } \\ & \text { DIO2 } \end{aligned}$ | I/O | 100-bit shift register serial data input/output <br> To be set to input or output according to the SHL input The output changes at the YSCL falling edge. |  |  |  |  |  | 2 |
| YSCL | 1 | Serial data shift clock input The scanning data is shifted at the falling edge. |  |  |  |  |  | 1 |
| SHL | 1 | Shift direction selection and DIO pin I/O control input |  |  |  |  |  | 1 |
|  |  | SHL | COM | t shit | ction | DIO1 | DIO2 |  |
|  |  | L |  | $\rightarrow$ | 99 | Input | Output |  |
|  |  | H | 99 | $\rightarrow$ | 0 | Ourput | Input |  |
| $\overline{\text { DOFF }}$ | 1 | LCD display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the Vo level instantaneously (SED1670D18). |  |  |  |  |  | 1 |
| (INH) | 1 | LCD drive display blanking control input <br> When "L" is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. <br> Common output $=\mathrm{V}_{4}($ when $\mathrm{FR}=\mathrm{L})$ <br> Common output $=\mathrm{V}_{1}($ when $\mathrm{FR}=\mathrm{H})($ SED1670Dob $)$ |  |  |  |  |  | (1) |
| FR | 1 | LCD drive output AC converted signal input |  |  |  |  |  | 1 |
| Vdd, Vss | Power supply | Logic power supply VdD: 0 V (GND) Vss: -5.0 V |  |  |  |  |  | 2 |
| $\begin{aligned} & \text { V0, V1, } \\ & \text { V4, V5 } \end{aligned}$ | Power supply | $\begin{array}{ll} \text { LCD drive power supply } \begin{array}{ll} V_{5}: ~ & -7 \mathrm{~V} \text { to }-28 \mathrm{~V} \\ & V_{D D} \geq \mathrm{V}_{0} \geq \mathrm{V}_{1}>\mathrm{V}_{4} \geq \mathrm{V}_{5} \end{array} \end{array}$ |  |  |  |  |  | 4 |

$\overline{\text { INH }}$ for SED1670*0*
Total: 112
$\overline{\text { DOFF }}$ for SED1671* $1^{*}$

## PAD LAYOUT AND COORDINATES



## 1) Au bump specification reference values

Bump specific: High Quarity Au bump
Bump size : $\quad 90 \mu \mathrm{~m} \times 90 \mu \mathrm{~m}$
Bump height: $\quad 17 \mu \mathrm{~m} \sim 28 \mu \mathrm{~m}$

## 2) AL Pad specification reference values

Pad Opening : $\quad 100 \mu \mathrm{~m} \times 100 \mu \mathrm{~m}$

| PAD |  | Actual dimensions |  | PAD |  | Actual dimensions |  | PAD |  | Actual dimensions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO. | NAME | X | Y | NO. | NAME | X | Y | NO. | NAME | X | Y |
| 1 | COM5 | -2187 | -1357 | 41 | COM45 | 2584 | -711 | 81 | COM85 | -803 | 1357 |
| 2 | 6 | -2058 |  | 42 | 46 |  | -581 | 82 | 86 | -932 |  |
| 3 | 7 | -1929 |  | 43 | 47 |  | -452 | 83 | 87 | -1062 |  |
| 4 | 8 | -1799 |  | 44 | 48 |  | -323 | 84 | 88 | -1191 |  |
| 5 | 9 | -1670 |  | 45 | 49 |  | -194 | 85 | 89 | -1320 |  |
| 6 | 10 | -1541 |  | 46 | 50 |  | -65 | 89 | 90 | -1449 |  |
| 7 | 11 | -1412 |  | 47 | 51 |  | 65 | 87 | 91 | -1578 |  |
| 8 | 12 | -1283 |  | 48 | 52 |  | 194 | 88 | 92 | -1708 |  |
| 9 | 13 | -1153 |  | 49 | 53 |  | 323 | 89 | 93 | -1837 |  |
| 10 | 14 | -1024 |  | 50 | 54 |  | 452 | 90 | 94 | -1966 |  |
| 11 | 15 | -895 |  | 51 | 55 |  | 581 | 91 | 95 | -2095 | $\checkmark$ |
| 12 | 16 | -766 |  | 52 | 56 |  | 711 | 92 | 96 | -2224 | 1357 |
| 13 | 17 | -637 |  | 53 | 57 |  | 840 | 93 | 97 | -2473 | 1334 |
| 14 | 18 | -507 |  | 54 | 58 |  | 969 | 94 | 98 |  | 1201 |
| 15 | 19 | -378 |  | 55 | 59 | $\checkmark$ | 1098 | 95 | 99 |  | 1071 |
| 16 | 20 | -249 |  | 56 | 60 | 2584 | 1231 | 96 | DIO2 |  | 941 |
| 17 | 21 | -120 |  | 57 | 61 | 2298 | 1357 | 97 | $\overline{\text { DOFF }}$ |  | 715 |
| 18 | 22 | 10 |  | 58 | 62 | 2168 |  | (97) | (INH) |  |  |
| 19 | 23 | 139 |  | 59 | 63 | 2039 |  | 98 | FR |  | 585 |
| 20 | 24 | 268 |  | 60 | 64 | 1910 |  | 99 | YSCL |  | 455 |
| 21 | 25 | 397 |  | 61 | 65 | 1781 |  | 100 | SHL |  | 325 |
| 22 | 26 | 526 |  | 62 | 66 | 1652 |  | 101 | Vdo |  | 185 |
| 23 | 27 | 656 |  | 63 | 67 | 1522 |  | 102 | Vss |  | 46 |
| 24 | 28 | 785 |  | 64 | 68 | 1393 |  | 103 | Vo |  | -112 |
| 25 | 29 | 914 |  | 65 | 69 | 1264 |  | 104 | V1 |  | -252 |
| 26 | 30 | 1043 |  | 66 | 70 | 1135 |  | 105 | V4 |  | -391 |
| 27 | 31 | 1172 |  | 67 | 71 | 1006 |  | 106 | V5 |  | -531 |
| 28 | 32 | 1302 |  | 68 | 72 | 876 |  | 107 | DIO1 |  | -671 |
| 29 | 33 | 1431 |  | 69 | 73 | 747 |  | 108 | COMO |  | -810 |
| 30 | 34 | 1560 |  | 70 | 74 | 618 |  | 109 | 1 |  | -941 |
| 31 | 35 | 1689 |  | 71 | 75 | 489 |  | 110 | 2 |  | -1071 |
| 32 | 36 | 1818 |  | 72 | 76 | 360 |  | 111 | 3 | $\downarrow$ | -1201 |
| 33 | 37 | 1948 |  | 73 | 77 | 230 |  | 112 | 4 | -2473 | -1334 |
| 34 | 38 | 2077 |  | 74 | 78 | 101 |  |  |  |  |  |
| 35 | 39 | 2206 | $\checkmark$ | 75 | 79 | -28 |  |  |  |  |  |
| 36 | 40 | 2335 | -1357 | 76 | 80 | -157 |  |  |  |  |  |
| 37 | 41 | 2584 | -1231 | 77 | 81 | -286 |  |  |  |  |  |
| 38 | 42 | 2584 | -1094 | 78 | 82 | -416 |  |  |  |  |  |
| 39 | 43 | 2584 | -969 | 79 | 83 | -545 | V |  |  |  |  |
| 40 | 44 | 2584 | -840 | 80 | 84 | -674 | 1357 |  |  |  |  |

PAD No. 97: $\overline{\text { INH }}$ for SED1670*0* DOFF for SED1670*1*

## FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver circuit

This driver outputs the LCD drive voltage.
The relationship among the display blanking signal DOFF, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below:
(SED1670* ${ }^{*}{ }^{*}$ )

| $\overline{\text { DOFF }}$ | Contents of shift register | FR |  | tput voltage |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | V5 | (Select level) |
|  |  | L | Vo |  |
|  | L | H | V1 | (Non-select level) |
|  |  | L | V4 |  |
| L | Fixed to L | - | Vo | - |

The relationship among the display blanking signal INH, contents of the shift register, AC converted signal FR and COM output voltage is as shown in the table below:
(SED1670***)

| INH | Contents of <br> shift register | FR | COM output voltage |  |
| :---: | :---: | :---: | :---: | :--- |
|  | H | H | $\mathrm{V}_{5}$ | (Select level) |
|  |  | $\mathrm{V}_{0}$ |  |  |
|  | L | H | $\mathrm{V}_{1}$ | (Non-select |
|  |  | $\mathrm{V}_{4}$ | level) |  |

## TIMING CHART(SED1670D18)



The V1 or V4 non-select level is output corresponding to the FR in SED1670D0B or $\overline{\mathrm{INH}}=\mathrm{L}$, respectively.

## ABSOLUTE MAXIMUM RATINGS

Vdd=0V

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | $\mathrm{V}_{5}$ | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ | $\mathrm{~V}_{5}-0.3$ to +0.3 | V |
| Input voltage | V I | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output current (1) | lo | 20 | mA |
| Output current (2) | locom | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. The voltage of $V_{0}, V_{1}$ and $V_{4}$ must always satisfy the condition of $V_{D D} \geq V_{0} \geq V_{1} \geq V_{4} \geq V_{5}$.
2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding VSS $=-2.6 \mathrm{~V}$ or more can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.

## ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V}_{0}=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol |  | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss |  | - | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 |  | - | -28.0 | - | -7.0 | V | V5 |
| Operation enable voltage | V5 |  | tional operation | - | - | -7.0 | V | $\mathrm{V}_{5}$ |
| Supply voltage (2) | Vo |  | mmended value | -2.5 | - | 0 | V | Vo |
| Supply voltage (3) | $\mathrm{V}_{1}$ |  | mmended value | 2/9.V5 | - | Vdd | V | $\mathrm{V}_{1}$ |
| Supply voltage (4) | $\mathrm{V}_{4}$ |  | mmended value | $V_{5}$ | - | 7/9.V5 | V | $\mathrm{V}_{4}$ |
| "H" input voltage (1) | VIH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2 Vss | - | 0 | V | $\begin{aligned} & \text { DIO1, DIO2, } \\ & \text { YSCL, SHL, FR } \end{aligned}$ |
| "L" input voltage (1) | VIL |  |  | Vss | - | 0.8 Vss | V |  |
| "H" input voltage (2) | VIHT | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2 Vss | - | 0 | V | $\overline{\text { DOFF, }}$, $\overline{\mathrm{NH}}$ |
| "L" input voltage (2) | VILT |  |  | Vss | - | 0.85 Vss | V |  |
| "H" output voltage | VOH | $\begin{aligned} & \hline \mathrm{IOH}=-0.3 \\ & \mathrm{lOH}=-0.2 \\ & \mathrm{l} \text { VSS }=-2 \end{aligned}$ | A <br> A $\text { to }-4.5 \mathrm{~V} \text { ) }$ | -0.4 | - | 0 | V | DIO1, DIO2 |
| "L" output voltage | Vol | $\begin{array}{\|l} \hline \text { loL=+0.3 } \\ \text { loL=+0.2 } \\ \text { (Vss=-2 } \end{array}$ | A <br> A $7 \text { to }-4.5 \mathrm{~V})$ | Vss | - | Vss+0.4 | V |  |
| Input leakage current | ILI | Vss $\leq$ V | $\leq 0 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ | $\frac{\mathrm{YSCL}}{\mathrm{DOFF}}, \frac{\mathrm{SHL}}{\mathrm{INH}, ~ F R}$ |
| Input/output leakage current | ILI/O | $\mathrm{Vss} \leq \mathrm{V}$ | $\leq 0 \mathrm{~V}$ | - | - | 5.0 | $\mu \mathrm{A}$ | DIO1, DIO2 |
| Static current | IdDS | $\begin{aligned} & \mathrm{V}_{5}=-7.0 \\ & \mathrm{~V}_{1 \mathrm{H}}=\mathrm{V}_{\mathrm{D}} \end{aligned}$ | $\begin{aligned} & \text { to }-28.0 \mathrm{~V} \\ & \mathrm{VIL}=\mathrm{Vss} \end{aligned}$ | - | - | 25 | $\mu \mathrm{A}$ | VDD |
| Output resistance | Rcom | $\begin{aligned} & \Delta \mathrm{VON} \\ & =0.5 \mathrm{~V} \end{aligned}$ |  When the <br> $V_{5}=$ <br> $\mathrm{V}_{1}, \mathrm{~V}_{4}, \mathrm{~V}_{0}$ <br> -20.0 V <br>  <br> or $\mathrm{V}_{5}$ <br> level is <br> output  <br>   | - | 0.70 | 1.40 | $\mathrm{K} \Omega$ | COM0~COM99 |
| Average operating current consumption (1) | Iss1 | V ss=-5 <br> V IL $=\mathrm{Vss}$ <br> Frame <br> Input d <br> every 1 <br> Other c <br> same a | $\mathrm{V}, \mathrm{V}$ IH=VDD, <br> fyscl $=12 \mathrm{KHz}$, <br> equency $=60 \mathrm{~Hz}$ <br> a; "H" at no load <br> 00 duty <br> ditions are the $\mathrm{Vss}=-3.0 \mathrm{~V}$ | - ----1 - | 7 <br>  | $15$ $10$ | $\mu \mathrm{A}$ | Vss |
| Average operating current consumption (2) | Iss2 | $\begin{aligned} & \mathrm{Vss}=-5 \\ & \mathrm{~V} 4=-18 \end{aligned}$ <br> Other same a | $\mathrm{V},=-2.0 \mathrm{~V}$ <br> $\mathrm{V}, \mathrm{V}_{5}=-20.0 \mathrm{~V}$ nditions are the in the item of Iss1. | - | 7 | 15 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | - | 8 | pF | YSCL, SHL, $\overline{\text { DOFF, }}$ INH, FR |
| Input/output pin capacitance | C//o |  |  | - | - | 15 | pF | DIO1, DIO2 |

## AC CHARACTERISTICS

Input timing characteristics


Unless otherwise specified Vss $=-5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 500 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 70 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDs | - | 100 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

Unless otherwise specified Vss $=-2.7 \mathrm{~V}$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 1000 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 160 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 200 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

The standard applicable to tCCL, twCLH, twCLL and tDS when VSS $=-2.4 \mathrm{~V}$ shall be 1.3 times of that applies when Vss $=-2.7 \mathrm{~V}$ to -4.5 V .

## Output timing characteristics



Unless otherwise specified $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDOCL | $\mathrm{CL}=15 \mathrm{pF}$ | 30 | 300 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{array}{r} \mathrm{V}_{5}=-7.0 \text { to } \\ -28.0 \mathrm{~V} \\ \mathrm{CL}=100 \mathrm{pF} \end{array}$ | - | 3.0 | $\mu \mathrm{s}$ |
| (DOFF to COM output) delay time (INH to COM output) delay time | tpdCDOFF <br> tpdCINH |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

Unless otherwise specified Vss $=-2.7 \mathrm{~V}$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDocl | $\mathrm{CL}=15 \mathrm{pF}$ | 60 | 600 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{array}{r} \mathrm{V}_{5}=-7.0 \mathrm{to} \\ -28.0 \mathrm{~V} \\ \mathrm{CL}=100 \mathrm{pF} \end{array}$ | - | 3.0 | $\mu \mathrm{s}$ |
| (DOFF to COM output) delay time (INH to COM output) delay time | tpdCDOFF <br> tpdcinh |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

The standard applicable at VSS $=-2.4 \mathrm{~V}$ shall be the same as that employed when $\mathrm{VSS}=-2.7 \mathrm{~V}$ to -4.5 V .

## LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is the most simple to divide the resistance of potential as shown in the connection example. On the other hand, to obtain a high quality display, it is necessary to raise the accuracy and constancy of each voltage level and to set the divided resistance value as low as possible in the range of system power capacity.
Especially when a low-power LCD driving is required, set the divided resistance to a higher value and drive the LCD with a voltage follower by means of operational amplifier instead. In taking into consideration of a case where the operational amplifier is employed, the maximum potential level V0 for LCD driving has been isolated from the VDD pin.
When the potential of Vo lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between $\mathrm{V}_{0}$ and Vdd.
When no operational amplifier is used, connect Vo and VDD pins.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating, an overcurrent flows and LSI breaks down in some cases.

Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON $\rightarrow$ LCD driving system ON or simultaneous ON of the both
At power OFF ... LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both

## CONNECT EXAMPLE



Note *1 It must be provided as the protective resister against overcurrent. Also, the bypass capacitor $(0.01 \mu \mathrm{~F})$ for noise suppression must be provided near to Vss and V5 terminals on each LSI.

## DIFFERENT POINTS FROM REPLACEMENT PRODUCT

|  | SED1670 $^{*} 0^{*}$ | SED1631 $1^{*_{\star *}}$ |
| :---: | :---: | :---: |
| Function | Bidirectional shift register | Bidirectional shift register |
|  | $\overline{\mathrm{INH}}$ | 100 output segments |
| Output $\operatorname{Tr}$ configuration | Fig. 1 | Fig. 2 |
| PAD layout | Identical to the equivalent product | - |
| PAD coordinates | Different from the equivalent product | - |


|  | SED1670* ${ }^{*}$ | SED1635 ${ }^{* * *}$ |
| :---: | :---: | :---: |
| Function | Bidirectional shift register | Bidirectional shift register |
| $\overline{\text { DOFF }}$ | $\overline{\text { DOFF }}$ |  |
|  | 100 output segments | 100 output segments |
| Output $\operatorname{Tr}$ configuration | Fig. 1 | Fig. 2 |
| PAD layout | Identical to the equivalent product | - |
| PAD coordinates | Different from the equivalent product | - |



Fig. 1


Flg. $2 \Theta$

## 10. SED1672 Dot Matrix LCD Common Driver

OVERVIEW ..... 10-1
FEATURES ..... 10-1
BLOCK DIAGRAM ..... 10-2
PIN DESCRIPTION ..... 10-3
PIN LAYOUT ..... 10-4
PAD LAYOUT AND PAD COORDINATES ..... 10-5
FUNCTIONAL DESCRIPTION ..... 10-6
Shift registor ..... 10-6
Level shifter ..... 10-6
LCD driver ..... 10-6
TIMING CHART ..... 10-7
ABSOLUTE MAXIMUM RATINGS ..... 10-8
ELECTRICAL CHARACTERISTICS ..... 10-9
DC characteristics ..... 10-9
Operating Voltage Range Vss - V5 ..... 10-10
AC CHARACTERISTICS ..... 10-11
Input timing characteristics ..... 10-11
Output timing characteristics ..... 10-12
LCD DRIVE POWER ..... 10-13
Each voltage level forming method ..... 10-13
Note in power ON/OFF ..... 10-13
Be sure to follow the power ON/OFF squence as shown below ..... 10-13
Precautions ..... 10-13
DIFFERENT POINTS FROM REPLACEMENT PRODUCT ..... 10-14

## OVERVIEW

The SED1672 is a 68 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels up to a duty ratio of $1 / 300$. It is intended to be used in conjunction with the SED1606 as a pair.
Since the SED1606 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential Vo of its LCD drive bias voltages is isolated from VDD to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.
The SED1672 is featured in its simple pad layout which is easy in mounting PC boards in addition to its selectable bidirectional driver output sequence. It also has 68 LCD output segments of high pressure resistance and low output impedance.
It can display the $65 \times 132$ panel when used as the expansion driver of SED1531 being built in RAM (SED1672*1*).

## FEATURES

- Number of LCD drive output segments: 68
- Common output ON resistance: $700 \Omega$ (Typ.)
- Display duty ratio: $1 / 64$ to $1 / 300$ (Reference)
- Display capacity: Possible to display $640 \times 480$ dots when used in combination with SED1606.
- Selectable pin output shift direction
- Instantaneous display blanking enabled by inhibit function ( $* 0 *$ type)
- Adjustable offset bias of LCD power to VDD level
- Wide range of LCD drive voltages: -7 V to -28 V (Absolute maximum rated voltage: -30 V )
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging

SED1672D0A (AL-pad die form)
SED1672D1A
SED1672F0A (80-pin QFP5)

- No radial rays countermeasure taken in designing
- Non-bias display off function


## BLOCK DIAGRAM



* $\overline{\text { INH }}$ in SED1672*0* DOFF in SED1672***


## PIN DESCRIPTION

| Pin name | I/O | Function |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM0 to COM67 | 0 | LCD drive common (row) output The output changes at the YSCL falling edge. |  |  |  |  |  | 68 |
| $\begin{aligned} & \text { DIO1, } \\ & \text { DIO2 } \end{aligned}$ | I/O | 100-bit shift register serial data input/output <br> To be set to input or output according to the SHL input The output changes at the YSCL falling edge. |  |  |  |  |  | 2 |
| YSCL | 1 | Serial data shift clock input The scanning data is shifted at the falling edge. |  |  |  |  |  | 1 |
| SHL | 1 | Display data latch pulse input (Falling edge trigger) Shift direction selection and DIO pin I/O control input |  |  |  |  |  | 1 |
|  |  | SHL | COM | t shif | ction | DIO1 | DIO2 |  |
|  |  | L |  | $\rightarrow$ | 67 | Input | Output |  |
|  |  | H | 67 | $\rightarrow$ | 0 | Ourput | Input |  |
| $\overline{\text { DOFF }}$ | 1 | LCD display blanking control input when " $L$ " is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. (SED1672*1*) |  |  |  |  |  | 1 |
| $\overline{\mathrm{NH}}$ | 1 | LCD display blanking control input <br> When "L" is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. <br> Common output $=\mathrm{V}_{4}($ when $\mathrm{FR}=\mathrm{L})$ <br> Common output $=\mathrm{V}_{1}($ when $\mathrm{FR}=\mathrm{H})($ SED1672*0*) |  |  |  |  |  | (1) |
| FR | 1 | LCD drive output AC converted signal input |  |  |  |  |  | 1 |
| Vdd, Vss | Power supply | Logic power supply VdD: 0 V (GND) Vss: -5.0 V |  |  |  |  |  | 2 |
| $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \\ & \mathrm{~V}_{4}, \mathrm{~V}_{5} \end{aligned}$ | Power supply | $\begin{array}{ll} \text { LCD drive power supply } \begin{array}{l} V_{5}: ~ \\ \\ \\ \\ V_{D D} \geq V_{0} \geq V_{1}>V_{4} \geq V_{5} \end{array} \end{array}$ |  |  |  |  |  | 4 |

INH in SED1672*0*
DOFF in SED1672*1*

## PIN LAYOUT

Package type: QFP-5 80pin


| PIN No. | Pin Name | PIN No. | Pin Name | PIN No. | Pin Name | PIN No. | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | COM 3 | 21 | COM 23 | 41 | COM 43 | 61 | COM 63 |
| 2 | COM 4 | 22 | COM 24 | 42 | COM 44 | 62 | COM 64 |
| 3 | COM 5 | 23 | COM 25 | 43 | COM 45 | 63 | COM 65 |
| 4 | COM 6 | 24 | COM 26 | 44 | COM 46 | 64 | COM 66 |
| 5 | COM 7 | 25 | COM 27 | 45 | COM 47 | 65 | COM 67 |
| 6 | COM 8 | 26 | COM 28 | 46 | COM 48 | 66 | DIO2 |
| 7 | COM 9 | 27 | COM 29 | 47 | COM 49 | 67 | INH |
| 8 | COM 10 | 28 | COM 30 | 48 | COM 50 | 68 | FR |
| 9 | COM 11 | 29 | COM 31 | 49 | COM 51 | 69 | YSCL |
| 10 | COM 12 | 30 | COM 32 | 50 | COM 52 | 70 | SHL |
| 11 | COM 13 | 31 | COM 33 | 51 | COM 53 | 71 | VDD |
| 12 | COM 14 | 32 | COM 34 | 52 | COM 54 | 72 | VSS |
| 13 | COM 15 | 33 | COM 35 | 53 | COM 55 | 73 | V0 |
| 14 | COM 16 | 34 | COM 36 | 54 | COM 56 | 74 | V1 |
| 15 | COM 17 | 35 | COM 37 | 55 | COM 57 | 75 | V4 |
| 16 | COM 18 | 36 | COM 38 | 56 | COM 58 | 76 | V5 |
| 17 | COM 19 | 37 | COM 39 | 57 | COM 59 | 77 | DIO1 |
| 18 | COM 20 | 38 | COM 40 | 58 | COM 60 | 78 | COM 0 |
| 19 | COM 21 | 39 | COM 41 | 59 | COM 61 | 79 | COM 1 |
| 20 | COM 22 | 40 | COM 42 | 60 | COM 62 | 80 | COM 2 |

## PAD LAYOUT AND PAD COORDINATE



Chip size: $\quad 4.27 \times 3.03 \mathrm{~mm}$
Chip thickness: $400 \mu \mathrm{~m}$ (for AL pad product) and $525 \mu \mathrm{~m}$ (for BUMP product).
AL pad product: Pad opening is $100 \times 100 \mu \mathrm{~m}$.
BUMP product: Vertical Au bump.
Bump size is $90 \times 90 \mu \mathrm{~m}$.
Bump height is 17 to $25 \mu \mathrm{~m}$.

| $\begin{aligned} & \hline \text { PAD } \\ & \text { NO. } \end{aligned}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | DM | -1579 | -1357 |
| 2 | COM 3 | -1449 |  |
| 3 | COM 4 | -1320 |  |
| 4 | COM 5 | -1191 |  |
| 5 | COM 6 | -1062 |  |
| 6 | COM 7 | -933 |  |
| 7 | COM 8 | -803 |  |
| 8 | COM 9 | -674 |  |
| 9 | COM 10 | -545 |  |
| 10 | COM 11 | -416 |  |
| 11 | COM 12 | -287 |  |
| 12 | COM 13 | -154 |  |
| 13 | COM 14 | -28 |  |
| 14 | COM 15 | 101 |  |
| 15 | COM 16 | 230 |  |
| 16 | COM 17 | 359 |  |
| 17 | COM 18 | 489 |  |
| 18 | COM 19 | 618 |  |
| 19 | COM 20 | 747 |  |
| 20 | COM 21 | 876 |  |
| 21 | COM 22 | 1005 |  |
| 22 | COM 23 | 1135 |  |
| 23 | COM 24 | 1264 |  |
| 24 | COM 25 | 1393 |  |
| 25 | COM 26 | 1522 |  |
| 26 | DM | 1651 | $\downarrow$ |
| 27 | DM | 1781 | -1357 |
| 28 | DM | 1976 | -1098 |
| 29 | COM 27 | 1976 | -969 |
| 30 | COM 28 | 1976 | -840 |


| PAD <br> NO. | PIN <br> NAME | X | Y |
| :---: | :---: | :---: | ---: |
| 31 | COM 29 | 1976 | -711 |
| 32 | COM 30 |  | -581 |
| 33 | COM 31 |  | -452 |
| 34 | COM 32 |  | -323 |
| 35 | COM 33 |  | -194 |
| 36 | COM 34 |  | -65 |
| 37 | COM 35 |  | 65 |
| 38 | COM 36 |  | 194 |
| 39 | COM 37 |  | 323 |
| 40 | COM 38 |  | 452 |
| 41 | COM 39 |  | 581 |
| 42 | COM 40 |  | 711 |
| 43 | COM 41 |  | 840 |
| 44 | COM 42 |  | 969 |
| 45 | DM | 1976 | 1098 |
| 46 | DM | 1743 | 1357 |
| 47 | DM | 1614 |  |
| 48 | COM 43 | 1485 |  |
| 49 | COM 44 | 1355 |  |
| 50 | COM 45 | 1226 |  |
| 51 | COM 46 | 1097 |  |
| 52 | COM 47 | 968 |  |
| 53 | COM 48 | 839 |  |
| 54 | COM 49 | 709 |  |
| 55 | COM 50 | 580 |  |
| 56 | COM 51 | 451 |  |
| 57 | COM 52 | 322 |  |
| 58 | COM 53 | 193 |  |
| 59 | COM 54 | 63 |  |
| 60 | COM 55 | -66 | 1357 |


| PAD <br> NO. | PIN <br> NAME | X | Y |
| :---: | :---: | :---: | :---: |
| 61 | COM 56 | -195 | 1357 |
| 62 | COM 57 | -324 |  |
| 63 | COM 58 | -453 |  |
| 64 | COM 59 | -583 |  |
| 65 | COM 60 | -712 |  |
| 66 | COM 61 | -841 |  |
| 67 | COM 62 | -970 |  |
| 68 | COM 63 | -1099 |  |
| 69 | COM 64 | -1229 |  |
| 70 | COM 65 | -1358 |  |
| 71 | COM 66 | -1487 | 1 |
| 72 | DM | -1616 | 1357 |
| 73 | DM | -1865 | 1201 |
| 74 | COM 67 |  | 1071 |
| 75 | DIO2 |  | 941 |
| 76 | *1 INH |  | 715 |
| 77 | FR |  | 585 |
| 78 | YSCL |  | 455 |
| 79 | SHL |  | 325 |
| 80 | VDD |  | 195 |
| 81 | VSS |  | 55 |
| 82 | Vo |  | -112 |
| 83 | V1 |  | -252 |
| 84 | V4 |  | -391 |
| 85 | V5 |  | -531 |
| 86 | DIO1 |  | -671 |
| 87 | COM 0 |  | -810 |
| 88 | COM 1 |  | -941 |
| 89 | COM 2 |  | -1071 |
| 90 | DM | -1865 | -1201 |

*1 PAD No. 76: $\frac{\overline{\mathrm{INH}} \text { for SED1672*0* }}{\overline{\mathrm{DOFF}} \text { for SED1672* }{ }^{*} * ~}$

## FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver circuit

This driver outputs the LCD drive voltage.
The relationship among the display blanking signal $\overline{\mathrm{INH}}$, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below:

| INH | Contents of shift register | FR | COM output voltage |  |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | V5 | (Select level) |
|  |  | L | Vo |  |
|  | L | H | V1 | (Non-select level) |
|  |  | L | V4 |  |
| L | Fixed to L | H | $\mathrm{V}_{1}$ | (Non-select level) |
|  |  | L | V4 |  |

The relationship among the display blanking signal $\overline{\mathrm{INH}}$, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below.

| $\overline{\text { DOFF }}$ | Contents of shift register | FR | COM | utput voltage |
| :---: | :---: | :---: | :---: | :---: |
| H | H | H | V5 | (Select level) |
|  |  | L | Vo |  |
|  | L | H | V1 | (Non-select level) |
|  |  | L | V4 |  |
| L | Fixed to L | - | Vo | (Non-select level) |

## TIMING CHART



## ABSOLUTE MAXIMUM RATINGS

Vdd=0V

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | $\mathrm{V}_{5}$ | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ | $\mathrm{~V}_{5}-0.3$ to +0.3 | V |
| Input voltage | V | Vss -0.3 to +0.3 | V |
| Output voltage | Vo | $\mathrm{Vss}-0.3$ to +0.3 | V |
| Output current (1) | lo | 20 | mA |
| Output current (2) | locom | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature and time | Tsol | $260^{\circ} \mathrm{C} \cdot 10 \mathrm{sec}$ | - |

Notes:

1. The voltage of $\mathrm{V} 0, \mathrm{~V} 1$ and $\mathrm{V}_{4}$ must always satisfy the condition of $\mathrm{VDD} \geq \mathrm{V}_{0} \geq \mathrm{V}_{1} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5}$.
2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding VSS $=-2.6 \mathrm{~V}$ or more can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.
3. All the above voltage is based on VDD $=0 \mathrm{~V}$.

## ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V} 0=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol |  | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss |  | - | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 |  | - | -28.0 | - | -7.0 | V | V5 |
| Operation enable voltage | $V_{5}$ |  | tional operation | - | - | -7.0 | V | V5 |
| Supply voltage (2) | $\mathrm{V}_{0}$ |  | mmended value | -2.5 | - | 0 | V | Vo |
| Supply voltage (3) | $\mathrm{V}_{1}$ |  | mmended value | 2/9.V5 | - | VDD | V | $\mathrm{V}_{1}$ |
| Supply voltage (4) | $\mathrm{V}_{4}$ |  | mmended value | $V_{5}$ | - | 7/9.V5 | V | $\mathrm{V}_{4}$ |
| "H" input voltage (1) | VIH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2Vss | - | 0 | V | DIO1, DIO2, YSCL, SHL, FR |
| "L" input voltage (1) | VIL |  |  | Vss | - | 0.8 Vss | V |  |
| "H" input voltage (2) | VIHT | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2 Vss | - | 0 | V | $\overline{\mathrm{INH}}$ |
| "L" input voltage (2) | VILT |  |  | Vss | - | 0.85 Vss | V |  |
| "H" output voltage | Vor | $\begin{aligned} & \hline \mathrm{lOH}=-0.3 \\ & \mathrm{loH}=-0.2 \\ & \mathrm{l} \mathrm{Vss}=-2 \end{aligned}$ | $\begin{aligned} & \text { nA } \\ & \text { nA } \\ & \text { to }-4.5 \mathrm{~V} \text { ) } \end{aligned}$ | -0.4 | - | 0 | V | DIO1, DIO2 |
| "L" output voltage | Vol | $\begin{aligned} & \text { loL=+0.3 } \\ & \text { loL=+0.2 } \\ & \text { (Vss=-2 } \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~A} \\ & \mathrm{~A} \\ & \text { to }-4.5 \mathrm{~V} \text { ) } \end{aligned}$ | Vss | - | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{V}$ | $\leq 0 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ | $\frac{\mathrm{YSCL}, \mathrm{SHL}}{\mathrm{INH}, ~ F R}$ |
| Input/output leakage current | ILI/O | $\mathrm{Vss} \leq \mathrm{V}$ | $\leq 0 \mathrm{~V}$ | - | - | 5.0 | $\mu \mathrm{A}$ | DIO1, DIO2 |
| Static current | IdDS | $\begin{aligned} & \mathrm{V}_{5}=-7 . \mathrm{C} \\ & \mathrm{~V}_{1 \mathrm{H}}=\mathrm{VDL}_{\mathrm{t}} \end{aligned}$ | $\begin{aligned} & \text { to }-28.0 \mathrm{~V} \\ & \text { VIL }=\mathrm{V}_{\mathrm{ss}} \end{aligned}$ | - | - | 25 | $\mu \mathrm{A}$ | VDd |
| Output resistance | Rсом | $\begin{aligned} & \Delta \mathrm{VON} \\ & =0.5 \mathrm{~V} \end{aligned}$ |  When the <br> $V_{5}=$ <br> $\mathrm{V}_{1}, \mathrm{~V}_{4}, \mathrm{~V}_{0}$  <br> -20.0 V or $\mathrm{V}_{5}$ <br> level is <br> output <br>   | - | 0.70 | 1.40 | $\mathrm{K} \Omega$ | COM0 to COM99 |
| Average operating current consumption (1) | Iss1 | Vss=-5.0 <br> $\mathrm{VIL}=\mathrm{Vs}$ <br> Frame <br> Input d every 1 Other same | V, $\mathrm{VIH}=\mathrm{VDD}$, fyscl=12KHz, quency $=60 \mathrm{~Hz}$ <br> ; " H " at no load 00 duy <br> ditions are the $\text { Vss }=-3.0 \mathrm{~V}$ |  | $7$ $5$ | $15$ <br> 10 | $\mu \mathrm{A}$ | Vss |
| Average operating current consumption (2) | Iss2 | $\begin{aligned} & \text { Vss }=-5 \\ & V_{4}=-18 \\ & \text { Other } \mathrm{C} \\ & \text { same a } \end{aligned}$ | $\mathrm{V}, \mathrm{V}_{1}=-2.0 \mathrm{~V}$, <br> $\mathrm{V}, \mathrm{V}_{5}=-20.0 \mathrm{~V}$ <br> ditions are the <br> in the item of Iss1. | - | 7 | 15 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | - | 8 | pF | $\begin{aligned} & \text { YSCL, SHL, } \\ & \hline \text { INH, FR } \end{aligned}$ |
| Input/output pin capacitance | CI/o |  |  | - | - | 15 | pF | DIO1, DIO2 |

## Operating Voltage Range Vss - V5

V5 voltage must be set within the following operating voltage range of Vss - V5.


## AC CHARACTERISTICS

Input timing characteristics
$\mathrm{VIL}=0.8 \times \mathrm{Vss}$

FR


Unless otherwise specified $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 500 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 70 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 100 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

Unless otherwise specified Vss $=-2.7 \mathrm{~V}$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 1000 | - | ns |
| YSCL "H" pulsewidth | twCLH | - | 160 | - | ns |
| YSCL "L" pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 200 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

The standard applicable to tCCL, twCLH, twCLL, tDS and tDH when VSS $=-2.4 \mathrm{~V}$ must be 1.3 times of that applies when Vss $=-2.7 \mathrm{~V}$ to -4.5 V .

## Output timing characteristics



Unless otherwise specified Vss $=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpddocl | $\mathrm{CL}=15 \mathrm{pF}$ | 30 | 300 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{aligned} \hline \mathrm{V}_{5}= & -7.0 \text { to } \\ & -28.0 \mathrm{~V} \\ \mathrm{CL}= & 100 \mathrm{pF} \end{aligned}$ | - | 3.0 | $\mu \mathrm{s}$ |
| (INH to COM output) delay time | tpdCINH |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

Unless otherwise specified $\mathrm{Vss}=-2.7 \mathrm{~V}$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDocl | $\mathrm{CL}=15 \mathrm{pF}$ | 60 | 600 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{gathered} \hline \mathrm{V}_{5}=-7.0 \text { to } \\ \\ \quad-28.0 \mathrm{~V} \\ \mathrm{CL}=100 \mathrm{pF} \end{gathered}$ | - | 3.0 | $\mu \mathrm{s}$ |
| ( $\overline{\mathrm{NH}}$ to COM output) delay time | tpdcinh |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

The standard applicable when Vss $=-2.4 \mathrm{~V}$ must be 1.3 times of that applies when $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -4.5 V .

## LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is the most simple to divide the resistance of potential as shown in the connection example.
On the other hand, to obtain a high quality display, it is necessary to raise the accuracy and constancy of each voltage level and to set the divided resistance value as low as possible in the range of system power capacity.
Especially when a low-power LCD driving is required, set the divided resistance to a higher value and drive the LCD with a voltage follower by means of operational amplifier instead. In taking into consideration of a case where the operational amplifier is employed, the maximum potential level Vo for LCD driving has been isolated from the VDD pin. When the potential of $\mathrm{V}_{0}$ lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between Vo and Vdd.
When no operational amplifier is used, connect Vo and VdD pins.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON $\rightarrow$ LCD driving system ON or simultaneous ON of the both
At power OFF ... LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both

## Precautions:

Users of this development specification are reminded of the following precautions.

1. This development specification is subject to change without previous notice.
2. This specificatino does not warrant the user to exercise the industrial property right or other rights, nor does this specification vest such rights to the user.
Application examples provided in this specification are solely intended to ensure better understanding of the product. The manufacturer shall not be liable for any circuit related problem arising from using such examples.
Numeric representation of measure or size provided in the characteristics table is one obtained from the numeric line.
3. No part of this specification may be reproduced or duplicated in any form or by any means without the written permission of the manufacturer.
4. As for use of semiconductor elements, users are required to pay attention to the following points. [Precautions on the Product Handling in Light]
Characteristics of semiconductor elements are changed if they are exposed to light. Thus, exposing this IC to light can result in its in malfunction. In order to prevent IC malfunctioning due to light, make sure that the following measures are taken for the boards or products equipped with our IC.
(1) Design and mounting procedure employed do not allow light to IC.
(2) The inspection process is implemented in the environment that does not allow light to IC.
(3) Light shielding measures are established not only for surface of IC but also for rear face and side faces, too.

## DIFFERENT POINTS FROM REPLACEMENT PRODUCT

|  | SED1672*0* | SED1630*** |
| :---: | :---: | :---: |
| Function | Bidirectional shift register $\overline{\mathrm{INH}}$ <br> 68 output segments | Bidirectional shift register $\overline{\mathrm{INH}}$ <br> 68 output segments |
| Output $\operatorname{Tr}$ configuration | Fig. 1 | Fig. 2 |
| PAD layout | Identical to the equivalent product | - |
| PAD coordinates | Different from the equivalent product | - |



Fig. 1


Flg. $2 e$

## 11. SED1681 LCD Driver

OVERVIEW ..... 11-1
FEATURES ..... 11-1
BLOCK DIAGRAM ..... 11-2
PINOUT ..... 11-2
FUNCTIONAL DESCRIPTION ..... 11-3
Shift Registor ..... 11-3
Data Controller ..... 11-3
Latch ..... 11-3
Level Shifter ..... 11-3
LCD Driver and Voltage Control Circuit ..... 11-4
LCD Drive Voltages ..... 11-4
PIN DESCRIPTION ..... 11-5
SPECIFICATIONS ..... 11-6
Absolute Maximum ratings ..... 11-6
DC Characteristics ..... 11-6
AC Characteristics ..... 11-8
Timing Diagrams for 1/16 Duty Cycle ..... 11-10
Package Dimensions ..... 11-11
Pad Coordinates ..... 11-13
APPLICATION NOTES ..... 11-14
Power-on and Power-off ..... 11-14
LCD Drive Voltages ..... 11-14
TYPICAL APPLICATION CIRCUITS ..... 11-16
Connection to SED1210F ..... 11-16
Connection to SED1278F ..... 11-16

## OVERVIEW

The SED1681 is a dot-matrix LCD segment driver for small, high-contrast display panels with duty cycles ranging from $1 / 8$ to $1 / 32$. The segment driver incorporates 80 driver circuits with input and output data interfaced serially.

The SED1681 is designed for use as a display expansion driver for use either with dedicated LCD controllers such as the SED1278F and SED1200F, or with 4-bit micro-controller devices. It also shares a common interface with the SED1181F.

The SED1681 is available as chips (SED1681D0A) or in 100-pin QFPs (SED1681F0A).

## FEATURES

- 80 LCD segment driver outputs
- Display duty cycles ranging from $1 / 8$ to $1 / 32$
- Serial input and output data pins
- Chips (SED1681D0A) or 100-pin QFPs (SED1681F0A)


## BLOCK DIAGRAM



## PINOUT



## FUNCTIONAL DESCRIPTION

## Shift Register

Teh SED1681 contains a static 80-bit bidirectional shift register. The serial display data is shifted into the register on the falling edge of the XSCL clock input signal.

## Data Controller

The data controller switches the input data into the bidirectional shift register, as selected by the SHL pin. If the SHL pin is at VSS, the data is shifted in from bit 0 towards bit 79. If SHL is at VDD, the data shift direction is reversed, as shown in the figure below.

$S H L=V_{D D}$


Figure 1. Data Shift Direction

## Latch

Input data from the shift register is latched on the falling edge of LP. The latch outputs drive the level shift inputs.

## Level Shifter

The level shifter converts the logic-level signal from latch to the voltage levels required by the LCD drivers.

## LCD Driver and Voltage Control Circuit

The LCD drivers drive individual segments of the display matrix. The output voltage is determined by the frame signal FR and the latched display data, as shown in the table below.

| Latched Data | FR | SEG Output Voltage |
| :---: | :---: | :---: |
| H | H | V5 |
|  | L | V0 |
| L | H | V3 |
|  | L | V2 |

## LCD Drive Voltages

The LCD driver requires accurate voltage supplies for optimum display contrast. The values of these voltages for different duty cycle displays are shown in the table below. Note that $\mathrm{V}_{1}$ and $\mathrm{V}_{4}$ are used by the row drivers and are not connected to the SED1681.

| Power Supply | Duty Cycle, Bias |  |
| :---: | :---: | :---: |
|  | $\mathbf{1 / 8 , 1 / 4}$ | $\mathbf{1 / 1 6 , 1 / 5}$ |
| $\mathrm{VDD}_{2}$ | VDD | VDD |
| $\mathrm{V}_{1}$ | $1 / 4 \times \mathrm{V}_{5}$ | $1 / 5 \times \mathrm{V}_{5}$ |
| $\mathrm{~V}_{2}$ | $2 / 4 \times \mathrm{V}_{5}$ | $2 / 5 \times \mathrm{V}_{5}$ |
| $\mathrm{~V}_{3}$ | $2 / 4 \times \mathrm{V}_{5}$ | $3 / 5 \times \mathrm{V}_{5}$ |
| $\mathrm{~V}_{4}$ | $3 / 4 \times \mathrm{V}_{5}$ | $4 / 5 \times \mathrm{V}_{5}$ |
| $\mathrm{~V}_{5}$ | $\mathrm{~V}_{5}$ | $\mathrm{~V}_{5}$ |

## PIN DESCRIPTION

| Pin name | 1/0 | Description | Number of pins |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SEG0 to } \\ & \text { SEG79 } \end{aligned}$ | 0 | Liquid crystal segment drive outputs <br> Segment outputs change on the falling edge of the LP input signal. | $\begin{aligned} & 1 \text { to } 30, \\ & 51 \text { to } 100 \end{aligned}$ |
| XSCL | 1 | Shift clock input <br> Shift register data is shifted on the falling edge of this signal. | 40 |
| LP | I | Display data strobe <br> Data from the shift register is strobed on to the display data latch on the falling edge of this signal. | 37 |
| DI | I | Serial data input | 41 |
| DO | 0 | Serial data output | 42 |
| SHL | 1 | Shift direction select <br> This pin selects the data shift direction from bit 0 towards bit 79 or in reverse. | 39 |
| FR | I | Liquid crystal frame signal input | 44 |
| Vdd | - | Ground | 46 |
| Vss | - | Logic power supply | 36 |
| $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{2} \\ & \mathrm{~V}_{3}, \mathrm{~V}_{5} \end{aligned}$ | - | LCD drive voltage supply inputs These voltages should satisfy the following conditions. $V_{D D} \geq V_{0}, V_{D D} \geq V_{2} \geq 1 / 2 \times V_{5}, 1 / 2 \times V_{5} \geq V_{3} \geq V_{5}$ | 32 to 25 |
| NC | - | No connection | $\begin{aligned} & 31,38,43, \\ & 45,47 \\ & \text { to } 50 \end{aligned}$ |

## SPECIFICATIONS

## Absolute Maximum Ratings

| $\mathrm{VDD}=0 \mathrm{~V}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter | Symbol | Ratings | Unit |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | V5 | -15.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V} 3$ | -15.0 to +0.3 | V |
| Input pin voltage | VI | Vss -0.3 to +0.3 | V |
| Output pin voltage | Vo | Vss -0.3 to +0.3 | V |
| Power dissipation | PD | 300 | mW |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature and time (at lead) | Tsol | $260^{\circ} \mathrm{C}$ for 10 s | - |

Notes:
Never use wave soldering to mount packages, or any other method that applies excessive thermal stress to package, as this will reduce its heat dissipation capacity.

## DC Characteristics

$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%, \mathrm{VDD}=0 \mathrm{~V}$ unless started otherwise

| Parameter | Symbol | Condition | Pin | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Supply voltage (1) | Vss |  | Vss | -6.0 | -5.0 | -2.4 | V |
| Recommended operating voltage | V5 |  | V5 | -12.0 | - | -3.0 | V |
| Permitted operating voltage. See note | V5 | Operating limits | V5 | -12.0 | - | -2.5 | V |
| Supply voltage (2) | V2 | Recommended value | V2 | $1 / 2 \times \mathrm{V}_{5}$ | - | VDD | V |
| Supply voltage (3) | V3 | Recommended value | V3 | V5 | - | $1 / 2 \times \mathrm{V}_{5}$ | V |


| Parameter | Symbol | Condition |  | Rating |  |  | Unit | Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " input voltage | VIH |  |  | 0.2Vss | - | VDD | V | $\begin{gathered} \text { DI, XSCL, } \\ \text { LP, SHL, } \\ \text { FR, } \end{gathered}$ |
| "L" input voltage | VIL |  |  | Vss | - | 0.8 Vss | V |  |
| "H" output voltage | Voh | $\mathrm{IOH}=-0.6 \mathrm{~mA}$ |  | -0.4 | - | - | V | D0 |
| "L" output voltage | Vol | $\mathrm{IOL}=0.6 \mathrm{~mA}$ |  | - | - | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vss}$ |  | - | 0.05 | 2.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { SHL, FR, } \\ & \text { XSCL, LP } \end{aligned}$ |
| Output leakage current | ILo | $\mathrm{OV} \leq$ Vout $\leq$ Vss |  | - | 0.05 | 5.0 | $\mu \mathrm{A}$ | D0 |
| Quiescent current | Io | $\begin{aligned} & \mathrm{V} 5=-12.0, \mathrm{VsS}=-6.0 \mathrm{~V} \\ & \mathrm{VIH}=\mathrm{VDD} \end{aligned}$ |  | - | 0.05 | 30.0 | $\mu \mathrm{A}$ | VDd |
| Output resistance | Rseg | $\begin{aligned} & \|\Delta \mathrm{VoN}\|=0.1 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{V} 5=-8.0 \mathrm{~V}$ | - | 1.5 | 3.0 | $\mathrm{k} \Omega$ | $\begin{aligned} & \text { SEG0 to } \\ & \text { SEG79 } \end{aligned}$ |
|  |  |  | $\mathrm{V} 5=-5.0 \mathrm{~V}$ | - | 3.0 | 8.0 |  |  |
|  |  |  | $\mathrm{V} 5=-3.0 \mathrm{~V}$ | - | 10.0 | 50.0 |  |  |
| Supply current (1) | Iss op | $\begin{aligned} & \text { Vss }=-5.0 \mathrm{~V}, \mathrm{~V} \\ & \mathrm{VIL}=\mathrm{Vss}, \mathrm{fYSCL} \\ & \mathrm{LP}=520 \mu \mathrm{~s}, \\ & \text { FR period }=16 . \\ & \text { all data inputs a } \\ & 1 \text { and } 0 \text { data, al } \end{aligned}$ | $\begin{aligned} & \mathrm{IH}=\mathrm{VDD}, \\ & =400 \mathrm{kHz} \end{aligned}$ <br> 7 ms , re alternate outputs open | - | 250 | 350 | $\mu \mathrm{A}$ | Vss |
| Supply current (2) | ISOP | $\begin{aligned} & \mathrm{Vss}=-4.5 \mathrm{~V}, \mathrm{~V} \\ & \mathrm{~V} 3=-7.2 \mathrm{~V}, \mathrm{Vs} \end{aligned}$ <br> Other condition Iss OP | $\begin{aligned} & 2=-4.8 \mathrm{~V}, \\ & \mathrm{SH}=-12.0 \mathrm{~V} \end{aligned}$ <br> sare for | - | 10 | 16.0 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | CI | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | 5.0 | 8.0 | pF | $\begin{aligned} & \text { SHL, FR, } \\ & \text { XSCL, LP } \end{aligned}$ |

## Notes:

This parameter specifies the range of V5 over which operation is possible. The driver ON-resistance for the particular LCD panel being used may result in V5 exceeding the recommended operating range. The V5 operating voltage should be determined experimentally and component changes made, if necessary, to ensure operation within the recommended range.

## AC Characteristics

## Input timing


$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-6.0$ to -2.4 V unless started otherwise

| Parameter | Symbol | Condition | Rating |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Shift clock period | tcLC |  | 1.0 | - | $\mu \mathrm{s}$ |
| Shift clock HIGH-level pulse width | twcLH |  | 450 | - | ns |
| Shift clock LOW-pulse width | twcLL |  | 450 | - | ns |
| Data setup time | tDS |  | 140 | - | ns |
| Data hold time | tDH |  | 100 | - | ns |
| Latch pulse HIGH-level pulse width | twLPH |  | 200 | - | ns |
| Shift clock to latch pulse interval | tLT |  | 200 | - | ns |
| Latch hold time | tLH |  | 100 | - | ns |
| Frame signal delay time | tDFR |  | -500 | 500 | ns |
| Input signal rise time | tr |  | - | 50 | ns |
| Input signal fall time | tf |  | - | 50 | ns |

## Output Timing


$\mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}, \mathrm{Vss}=-6.0$ to $-2.4 \mathrm{~V}, \mathrm{~V} 5+-12.0$ to -3.0 V unless started otherwise

| Parameter | Symbol | Condition |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Serial data output delay time | tpo | $\mathrm{CL}=15 \mathrm{pF}$ | - | 250 | ns |
| LP to segment output delay time | tLPSD | $C L=100 \mathrm{pF}$ | - | 4.5 | $\mu \mathrm{s}$ |
| FR to segment output delay time | tfrss |  | - | 4.5 | $\mu \mathrm{S}$ |



## Package Dimensions

## SED1681F0A



## SED1681D0A



| Chip Specification | Dimension [mm] |
| :--- | :---: |
| Chip size5.59 $\times 3.50$ |  |
| Pad pitch0.160 min. |  |
| Chip thickness | $0.40 \pm 0.025$ |
| Pad size $0.10 \times 0.10$ |  |

Pad coordinates

| Pad |  | $\begin{gathered} X \\ {[\mu \mathrm{~m}]} \end{gathered}$ | $\begin{gathered} Y \\ {[\mu \mathrm{~m}]} \end{gathered}$ | Pad |  | $\begin{gathered} \mathrm{X} \\ {[\mu \mathrm{~m}]} \end{gathered}$ | $\begin{gathered} \mathrm{Y} \\ {[\mu \mathrm{~m}]} \end{gathered}$ | Pad |  | $\begin{gathered} \mathrm{X} \\ {[\mu \mathrm{~m}]} \end{gathered}$ | $\begin{gathered} \mathrm{Y} \\ {[\mu \mathrm{~m}]} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number | Name |  |  | Number | Name |  |  | Number | Name |  |  |
| 1 | SEG 29 | 2461 | 1588 | 36 | Vss | -2632 | 721 | 71 | SEG59 | 880 | -1588 |
| 2 | 28 | 2261 | 1588 | 37 | LP | -2632 | 561 | 72 | 58 | 1040 | -1588 |
| 3 | 27 | 2069 | 1588 | 38 | NC | -2632 | 401 | 73 | 57 | 1203 | -1588 |
| 4 | 26 | 1885 | 1588 | 39 | SHL | -2632 | 241 | 74 | 56 | 1366 | -1588 |
| 5 | 25 | 1709 | 1588 | 40 | XSCL | -2632 | 81 | 75 | 55 | 1538 | -1588 |
| 6 | 24 | 1538 | 1588 | 41 | DI | -2632 | -79 | 76 | 54 | 1709 | -1588 |
| 7 | 23 | 1366 | 1588 | 42 | DO | -2632 | -239 | 77 | 53 | 1885 | -1588 |
| 8 | 22 | 1203 | 1588 | 43 | NC | -2632 | -399 | 78 | 52 | 2069 | -1588 |
| 9 | 21 | 1040 | 1588 | 44 | FR | -2632 | -559 | 78 | 51 | 2261 | -1588 |
| 10 | 20 | 880 | 1588 | 45 | NC | -2632 | -719 | 80 | 50 | 2461 | -1588 |
| 11 | 19 | 720 | 1588 | 46 | VDd | -2632 | -879 | 81 | 49 | 2632 | -1546 |
| 12 | 18 | 560 | 1588 | 47 | NC | -2632 | -1039 | 82 | 48 | 2632 | -1372 |
| 13 | 17 | 400 | 1588 | 48 | NC | -2632 | -1204 | 83 | 47 | 2632 | -1204 |
| 14 | 16 | 240 | 1588 | 49 | NC | -2632 | -1372 | 84 | 46 | 2632 | -1039 |
| 15 | 15 | 80 | 1588 | 50 | NC | -2632 | -1546 | 85 | 45 | 2632 | -879 |
| 16 | 14 | -80 | 1588 | 51 | SEG 79 | -2461 | -1588 | 86 | 44 | 2632 | -719 |
| 17 | 13 | -240 | 1588 | 52 | 78 | -2261 | -1588 | 87 | 43 | 2632 | -559 |
| 18 | 12 | -400 | 1588 | 53 | 77 | -2069 | -1588 | 88 | 42 | 2632 | -399 |
| 19 | 11 | -560 | 1588 | 54 | 76 | -1885 | -1588 | 89 | 41 | 2632 | -239 |
| 20 | 10 | -720 | 1588 | 55 | 75 | -1709 | -1588 | 90 | 40 | 2632 | -79 |
| 21 | 9 | -880 | 1588 | 56 | 74 | -1538 | -1588 | 91 | 39 | 2632 | 81 |
| 22 | 8 | -1040 | 1588 | 57 | 73 | -1366 | -1588 | 92 | 38 | 2632 | 241 |
| 23 | 7 | -1203 | 1588 | 58 | 72 | -1203 | -1588 | 93 | 37 | 2632 | 401 |
| 24 | 6 | -1366 | 1588 | 59 | 71 | -1040 | -1588 | 94 | 36 | 2632 | 561 |
| 25 | 5 | -1538 | 1588 | 60 | 70 | -880 | -1588 | 95 | 35 | 2632 | 721 |
| 26 | 4 | -1709 | 1588 | 61 | 69 | -720 | -1588 | 96 | 34 | 2632 | 881 |
| 27 | 3 | -1885 | 1588 | 62 | 68 | -560 | -1588 | 97 | 33 | 2632 | 1041 |
| 28 | 2 | -2069 | 1588 | 63 | 67 | -400 | -1588 | 98 | 32 | 2632 | 1206 |
| 29 | 1 | -2261 | 1588 | 64 | 66 | -240 | -1588 | 99 | 31 | 2632 | 1374 |
| 30 | 0 | -2461 | 1588 | 65 | 65 | -80 | -1588 | 100 | 30 | 2632 | 1548 |
| 31 | NC | -2632 | 1548 | 66 | 64 | 80 | -1588 |  |  |  |  |
| 32 | $V_{5}$ | -2632 | 1374 | 67 | 63 | 240 | -1588 |  |  |  |  |
| 33 | Vo | -2632 | 1206 | 68 | 62 | 400 | -1588 |  |  |  |  |
| 34 | V3 | -2632 | 1040 | 69 | 61 | 560 | -1588 |  |  |  |  |
| 35 | V2 | -2632 | 881 | 70 | 60 | 720 | -1588 |  |  |  |  |

## APPLICATION NOTES

## Power-on and Power-off

The SED1681 can be permanently damaged, by excessive input current, if the LCD driver supply voltage is applied before the logic supply voltage. To prevent this, ensure that the power-on and power-off sequence below is followed.

- Power-on

Apply power to the logic circuitry (Vss) BEFORE or at the same time as applying power to the driver circuitry.

- Power-off

Remove power from the logic circuitry AFTER or at the same time as removing power from the driver circuitry.

As an additional precaution against excessive current flow, insert a resistor of about $100 \Omega$ is series with V5.

## LCD Drive Voltages

The simplest method for obtaining the LCD driver voltages is to use a resistive voltage divider, as shown in the figure below. The values os these resistors are a compromise between the stability required by the LCD and the capacity of the power supply. Since the optimum driver voltages vary with temperature, variable resistor VR should be used. Ensure that the maximum rating of the LCD supply voltage V5 is not exceeded when VR is short circuited.


Figure 2. LCD Supply Voltages for $1 / 16$ Duty Cycle

The LCD panel presents a highly capacitive load to the drivers. To reduce ringing of the driver output waveforms and to minimize problems such as reduced contrast and half-tone displays, the divider resistors should have as low a value as possible, as determined by the capacity of the power supply and the allowed power dissipation of the LCD module.
To reduce power supply noise use small-value bypass capacitors from each supply voltage to ground as shown in the figure above. Capacitor values should not be any larger than necessary.

## TYPICAL APPLICATION CIRCUITS

## Connection to SED1210F



## Connection to SED1278F



## U.S.A.

S-MOS SYSTEMS, INC.
150 River Oaks Parkway,
San Jose, CA 95134, U.S.A.
Phone: 408-922-0200
FAX: 408-922-0238
TLX: 176079 SMOS SNUUD

S-MOS SYSTEMS, INC.
(EASTERN AREA SALES AND TECHNOLOGY CENTER)
301 Edgewater Place, Suite 120,
Wakefield, MA 01880, U.S.A.
Phone: 617-246-3600
FAX: 617-246-5443

S-MOS SYSTEMS, INC.
(SOUTH EASTERN AREA SALES AND TECHNOLOGY CENTER)
4300 Six Forks Road, Suite 430,
Raleigh, NC 27609 , U.S.A.
Phone: 919-781-7667
FAX: 919-781-6778

## GERMANY

EPSON EUROPE ELECTRONICS GmbH
Riesstrasse 15
80992 Munich, GBMANY
Phone: 089-14005-0
FAX: 089-14005-110

## HONG KONG

EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road,
Wanchai, HONGKONG
Phone: 2585-4600
FAX: 2827-4346
TLX: 65542 - PSOOHX
TAIWAN, R.O.C.
EPSON TAIWAN TECHNOLOGY \&

## TRADING LTD.

10F, No. 287,
Nanking East Road, Sec. 3,
Taipei, TAIWAN, R.O.C.
Phone: 02-717-7360
FAX: 02-712-9164
TLX: 24444 ESONIB

## SINGAOPRE

EPSON SINGAPORE PTE, LTD.
No. 1 Temasek Avenue, \#36-00,
Millenia Tower, SINGAPORE039192
Phone: 337-7911
FAX: 334-2716

## CHINA

SHANGHAI EPSON ELECTRONICS CO., LTD.
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone: 21-6485-5552
FAX: 21-6485-0775

## KOREA

SEIKO EPSON CORPORATION

## KOREA OFFICE

10F, KLI 63 Bldg., 60 Yoido-Dong
Youngdeungpo-Ku, Seoul, 150-010, KOREA
Phone: 02-784-6027
FAX: 02-767-3677


In pursuit of "Saving" Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams.

Epson IS energy savings.

## SED1600 Series

Electronic Device Marketing Department
IC Marketing \& Engineering Group
421-8 Hino, Hino-shi, Tokyo 191*, JAPAN
Phone: 042-587-5816 FAX: 042-587-5624
ED International Marketing Department I (Europe \& U.S.A.)
421-8 Hino, Hino-shi, Tokyo 191*, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564
ED International Marketing Department II (Asia)
421-8 Hino, Hino-shi, Tokyo 191*, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110
*Zip code "191" will be changed to "191-8501" from February 2nd, 1998.

