## 5. SED1640 LCD Driver

DESCRIPTION ..... 5-1
FEATURES ..... 5-1
BLOCK DIAGRAM ..... 5-2
FUNCTIONS OF THE TERMINALS ..... 5-3
PAD LAYOUT ..... 5-4
Au bump specification (SED1640D0B) reference values ..... 5-4
PAD COORDINATES ..... 5-5
FUNCTIONS ..... 5-6
Inable shift registor ..... 5-6
Data registor ..... 5-6
Latch ..... 5-6
Level shifter ..... 5-6
LCD driver ..... 5-6
ABSOLUTE MAXIMUM RATING ..... 5-7
ELECTRICAL CHARACTERISTICS ..... 5-8
DC characteristics ..... 5-8
TIMING DIAGRAM ..... 5-9
In case of $1 / 200$ duty (an example) ..... 5-9
AC CHARACTERISTICS ..... 5-10
Input timing characteristics ..... 5-10
Output timing characteristics ..... 5-11
REGARDING THE LCD DRIVING POWER ..... 5-12
Methods to obtain necessary voltage levels ..... 5-12
Cautions when turning the power on and off ..... 5-12
When turning the power on or off, follow the sequence below ..... 5-12
AN EXAMPLE OF CONNECTION ..... 5-13
Block diagram of a large sized LCD ..... 5-13
An example of TAB pin layout with SED1640T ..... 5-14

## DESCRIPTION

The SED1640 is an 80 output segment (column) driver for use in combination with an SED1670/ 72.

It is provided with high-vision measure of the LCD display and adopts high speed inable chain system for low power operation and slim chip shape suitable for minimizing of the LCD panel. Also, low voltage operation of the logic power source suits a wide range of applications.

## FEATURES

- LCD driver output number : 80
- Ultra-slim chip
- Low current consumption
- Low voltage operation : -2.7 V max.
- Wide range of liquid crystal drive voltage : -8 to -28 V
- High speed and low power data transfer is possible by adoption of the 4 bit bus inable chain system.
Shift clock frequency
6.5 MHz (at -2.7 V )
7.5 MHz (at -3.0 V )
- Non-bias display off function
- Pin selection of the output shift direction is available.
- Offset bias regulation of the liquid crystal power is possible depending on the VDD level.
- Logic system power source : -2.7 V to -5.5 V
- Product shapes

Chip : SED1640D0B (Au bump article)
Tab : SED1640T** (to be decided)

## BLOCK DIAGRAM



## FUNCTIONS OF THE TERMINALS

| Terminal names | I/O | Functions |  |  |  |  |  |  |  | Numbers of terminals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| O0 ~ O79 | 0 | LCD driving segment (column) output. The output level varies by the trailing edge of the LP. |  |  |  |  |  |  |  | 80 |
| D0 ~ D3 | 1 | Display data input |  |  |  |  |  |  |  | 4 |
| XSCL | 1 | Shift clock input of display data (trailing edge trigger) |  |  |  |  |  |  |  | 1 |
| LP | 1 | Latch pulse input of display data (trailing edge trigger) |  |  |  |  |  |  |  | 1 |
| EIO1, EIO2 | I/O | Inable input and output. <br> Set to input or output depending on the SHL input level. <br> The output is reset by the LP input and, after receiving 80 bit data, it automatically rises to " H ". |  |  |  |  |  |  |  | 2 |
| SHL | 1 | Shifting directio EIO terminal. When data are (a,b,c,d,e,f,g,h) outputs are as <br> (Note) Relatio determ | cho <br> put .. w low 78 <br> b <br> y <br> be <br> d |  |  | tpu <br> te be <br> 1 <br> y <br> b <br> seg <br> th | con <br> mina <br> veen <br> 0 <br> z <br> a <br> en <br> shi | rolling i <br> Is in the data and <br> outputs t clock | nput to the <br> order of and segment <br> EIO2 <br> Input <br> OUtput <br> are <br> number. | 1 |
| FR | 1 | Input of the alternating signal of the LCD drive output. |  |  |  |  |  |  |  | 1 |
| Vdd, Vss | Power source | $\begin{array}{lll}\text { Power supply for the logics } & \text { VDD : 0V } \\ & \text { Vss }:-2.7 \sim-5.5 \mathrm{~V}\end{array}$ |  |  |  |  |  |  |  | 3 |
| $\begin{aligned} & \text { V0, V2, } \\ & \text { V3, V5 } \end{aligned}$ | Power source | Power supply for the LCD driver circuit$\begin{array}{ll}  & \text { VDD : } 0 \mathrm{~V} \quad \mathrm{~V}_{5}:-8 \sim-28 \mathrm{~V} \\ & \mathrm{VDD}^{2} \geqq \mathrm{~V}_{0} \geqq \mathrm{~V}_{2} \geqq 6 / 9 \mathrm{~V}_{5} \\ { }^{1} & 3 / 9 \mathrm{~V}_{5} \geqq \mathrm{~V}_{3} \geqq \mathrm{~V}_{5} \end{array}$ |  |  |  |  |  |  |  | 8 |
| $\overline{\text { DSPOFF }}$ | 1 | Forced blank input <br> At the "L" level, it forces the output to V0 level. <br> * When using this function, the unit may be used in common with SED1670*/*. |  |  |  |  |  |  |  | 1 |

*1 Be sure to connect pairs of V0-V5 to respective LCD power sources.

Total 107
(including NC5)

## PAD LAYOUT


Chip size $11.59 \mathrm{~mm} \times 1.40 \mathrm{~mm}$
Pad pitch $105 \mu \mathrm{~m}$ (Min.)
Chip thickness
$625 \mu \mathrm{~m} \pm 25 \mu \mathrm{~m}$

Au bump specification (SED1640Dob) reference values

| Bump size | A | $160 \mu \mathrm{~m} \times 80 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 2~26) |
| :--- | :--- | :--- | :--- |
| Bump size | B | $86 \mu \mathrm{~m} \times 91 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 1, 27,37 and 98) |
| Bump size | C | $86 \mu \mathrm{~m} \times 68 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 28~36 and 99~107) |
| Bump size | D | $82 \mu \mathrm{~m} \times 74 \mu \mathrm{~m} \pm 4 \mu \mathrm{~m}$ | (Pad No. 38~97) |
| Bump height | A D D | $22.5 \pm 5.5 \mu \mathrm{~m}$ | (Pad No. 1~107) |

## PAD COORDINATES

| PAD NO. | PAD NAME | X-axis of <br> coordinates | Y-axis of <br> coordinates |
| :---: | :--- | :---: | :---: |
| 2 | V0 | -5345 | -541 |
| 3 | V2 | -5164 |  |
| 4 | V3 | -4984 |  |
| 5 | V5 | -4594 |  |
| 6 | VSs | -4091 |  |
| 7 | Dummy | -3839 |  |
| 8 | SHL | -3587 |  |
| 9 | Dummy | -3065 |  |
| 10 | Dummy | -2828 |  |
| 11 | VDD | -2590 |  |
| 12 | DSPOFF | -2086 |  |
| 13 | FR | -1583 |  |
| 14 | LP | -1079 |  |
| 15 | XSCL | 1079 |  |
| 16 | D0 | 1583 |  |
| 17 | D1 | 2086 |  |
| 18 | D2 | 2590 |  |
| 19 | Dummy | 3065 |  |
| 20 | D3 | 3587 |  |
| 21 | Dummy | 3839 |  |
| 22 | VSs | 4091 |  |
| 23 | V5 | 4594 |  |
| 24 | V3 | 4984 |  |
| 25 | V2 | 5164 |  |
| 26 | V0 | 5345 |  |
| 27 | EIO1 | 5644 | -544 |
| 28 | O0 |  | -426 |
| 29 | O1 |  | -320 |
| 30 | O2 |  | -215 |
| 31 | O3 |  | -109 |
| 32 | O4 |  |  |
| 33 | O5 |  |  |
| 34 | O6 | O7 |  |
| 35 | O8 |  |  |


| PAD NO. | PAD NAME | X -axis of coordinates | Y-axis of coordinates |
| :---: | :---: | :---: | :---: |
| 38 | O10 | 5269 | 553 |
| 39 | O11 | 5090 |  |
| 40 | O 12 | 4912 |  |
| 41 | O13 | 4733 |  |
| 42 | O14 | 4554 |  |
| 43 | O15 | 4376 |  |
| 44 | 016 | 4197 |  |
| 45 | O17 | 4019 |  |
| 46 | O18 | 3840 |  |
| 47 | O19 | 3661 |  |
| 48 | O20 | 3483 |  |
| 49 | O21 | 3304 |  |
| 50 | O22 | 3126 |  |
| 51 | O23 | 2947 |  |
| 52 | O24 | 2768 |  |
| 53 | O25 | 2590 |  |
| 54 | O26 | 2411 |  |
| 55 | O27 | 2233 |  |
| 56 | O28 | 2054 |  |
| 57 | O29 | 1875 |  |
| 58 | O30 | 1697 |  |
| 59 | O31 | 1518 |  |
| 60 | O32 | 1340 |  |
| 61 | O33 | 1161 |  |
| 62 | O34 | 982 |  |
| 63 | O35 | 804 |  |
| 64 | O36 | 625 |  |
| 65 | O37 | 447 |  |
| 66 | O38 | 268 |  |
| 67 | O39 | 89 |  |
| 68 | O40 | -89 |  |
| 69 | O41 | -268 |  |
| 70 | O42 | -447 |  |
| 71 | O43 | -625 |  |
| 72 | O44 | -804 |  |
| 73 | O45 | -982 | V |


| PAD NO. | PAD NAME | X-axis of coordinates | Y-axis of coordinates |
| :---: | :---: | :---: | :---: |
| 74 | O46 | -1161 | 553 |
| 75 | O47 | -1340 |  |
| 76 | O48 | -1518 |  |
| 77 | O49 | -1697 |  |
| 78 | O50 | -1875 |  |
| 79 | O51 | -2054 |  |
| 80 | O52 | -2233 |  |
| 81 | 053 | -2411 |  |
| 82 | 054 | -2590 |  |
| 83 | O55 | -2768 |  |
| 84 | 056 | -2947 |  |
| 85 | 057 | -3126 |  |
| 86 | 058 | -3304 |  |
| 87 | O59 | -3483 |  |
| 88 | O60 | -3661 |  |
| 89 | O61 | -3840 |  |
| 90 | O62 | -4019 |  |
| 91 | O63 | -4197 |  |
| 92 | O64 | -4376 |  |
| 93 | O65 | -4554 |  |
| 94 | O66 | -4733 |  |
| 95 | O67 | -4912 |  |
| 96 | O68 | -5090 |  |
| 97 | O69 | -5269 | $\dagger$ |
| 98 | O70 | -5644 | 546 |
| 99 | O71 |  | 418 |
| 100 | O72 |  | 313 |
| 101 | O73 |  | 207 |
| 102 | O74 |  | 102 |
| 103 | 075 |  | -4 |
| 104 | O76 |  | -109 |
| 105 | 077 |  | -215 |
| 106 | O78 |  | -320 |
| 107 | O79 |  | -426 |
| 1 | EIO2 | $\checkmark$ | -544 |

## FUNCTIONS

## Inable shift registor

The inable shift registor is a bidirectional shift registor wherewith the shift direction is determined by the SHL inputs and outputs of such shift registor are used to store data bus signals to the data registor. When inable signals are in the disable state, the internal clock signal and data bus are fixed to "L" to become the power save mode.
When using multiple units of the segment driver, EIO terminals of each driver should be connected by the cascade connection and the EIO terminals of the top end driver should be connected to "VDD". (Refer to the example of the connection) Since the inable control circuit automatically detects when all the 80 bit data are taken in and automatically transfers the inable signal, control signals from a controlling LSI are not needed.

## Data registor

This is a registor for serial and parallel conversion of data bus signals by means of the inable shift registor output. Consequently, the relations between the serial display data and segment outputs are determined independent from the shift clock input number.

## Latch

It takes in the contents of the data registor by means of the trailing edge trigger of the LP to transmit the output to the level shifter.

## Level shifter

This is a level interface circuit to convert the voltage level of signals from logic level to LCD driving level.

## LCD driver

It outputs the LCD drive voltage.
Relations among data bus signals, alternating signals FR and the segment output voltage are given below.

| DSPOFF | Data bus <br> signals | FR | O Output Voltage |
| :---: | :---: | :---: | :---: |
| H | H | H | $\mathrm{V}_{0}$ |
|  |  | L | $\mathrm{~V}_{5}$ |
|  | H | V 2 |  |
| L | - | L | $\mathrm{V}_{3}$ |

## ABSOLUTE MAXIMUM RATING

| Items | Symbols | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Power voltage (1) | Vss | -7.0 ~ +0.3 | V |
| Power voltage (2) | V5 | -30.0 ~ +0.3 | V |
| Power voltage (3) | $\mathrm{V} 0, \mathrm{~V} 2, \mathrm{~V} 3$ | V5-0.3 ~ VDD +0.3 | V |
| Input voltage | VI | Vss-0.3 ~ VdD+0.3 | V |
| Output voltage | Vo | Vss-0.3 ~ VdD+0.3 | V |
| EIO output current | 101 | 20 | mA |
| Working temperature | Topr | -40 ~ +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 1 | Tstg 1 | -65 ~ +150 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature 2 | Tstg 2 | $-55 \sim+100$ | ${ }^{\circ} \mathrm{C}$ |

Note 1) All the above voltage is based on VDD $=0 \mathrm{~V}$.
Note 2) The storing temperature 1 specifies that of chips proper and the storing temperature 2 specifies that of TAB packages.
Note 3) Voltage of V0, V2 and V3 should always be maintained under a condition of VDD $\geqq \mathrm{V}_{0}$ $\geqq \mathrm{V}_{2} \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 5$.


Note 4) When logic power becomes floating state or if VSS $=-2.6$ or beyond while the LCD driver power source is being applied, the LSI may be permanently damaged and avoid such circumstances.
Pay extra attention to the power sequence at times of turning on and turning off the power supply.

## ELECTRICAL CHARACTERISTICS

DC characteristics
Unless otherwise designated, $\mathrm{VDD}=\mathrm{V} 0=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$ and $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Items | Symbols | Conditions |  | Applicable terminals | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage (1) | Vss |  |  | Vss | -5.5 | -5.0 | -2.7 | V |
| Recommended operating voltage | $V_{5}$ | $\mathrm{Vss}=-2.7 \sim-5.5 \mathrm{~V}$ |  | $\mathrm{V}_{5}$ | -28.0 |  | -12.0 | V |
| Operatable voltage | $V_{5}$ | Function |  | V5 |  |  | -8.0 | V |
| Power voltage (2) | Vo | Recommended value |  | Vo | Vdd-2.5 |  | VDD | V |
| Power voltage (3) | $\mathrm{V}_{2}$ | Recommended value |  | $\mathrm{V}_{2}$ | 3/9V5 |  |  | V |
| Power voltage (4) | V3 | Recommended value |  | $\mathrm{V}_{3}$ | $V_{5}$ |  | 6/9V5 | V |
| High level input voltage | VIH | $\mathrm{Vss}=-2.7 \sim-5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { EIO1, EIO2, FR, } \\ \text { D0 ~ D3, XSCL, } \\ \text { SHL, LP, } \overline{\text { DSPOFF }} \end{gathered}$ | 0.2 Vss |  |  | V |
| Low level input voltage | VIL |  |  |  |  | 0.8 Vss | V |
| High level output | VOH | Vss $=-2.7 \sim-5.5 \mathrm{~V}$ | $\mathrm{loH}=-0.6 \mathrm{~mA}$ |  | EIO1, EIO2 | Vdd-0.4 |  |  | V |
| Low level output voltage | Vol |  | $\mathrm{loL}=0.6 \mathrm{~mA}$ |  |  |  | Vss+0.4 | V |
| Input leak current | ILI | $\mathrm{VSS} \leqq \mathrm{VIN} \leqq \mathrm{VDD}$ |  | $\begin{gathered} \text { D0 ~ D3, LP, FR } \\ \text { XSCL, SHL, } \\ \overline{\text { DSPOFF }} \end{gathered}$ |  |  | 2.0 | $\mu \mathrm{A}$ |
| Input and output leak current | ILI/O | VSS $\leqq$ VIN $\leqq$ VDD |  | EIO1, EIO2 |  |  | 5.0 | $\mu \mathrm{A}$ |
| Rest current | Iss | $\begin{aligned} & \text { V5=-28.0 ~-14.0V } \\ & \text { VIH=VDD, VIL=Vss } \end{aligned}$ |  | Vss |  |  | 25 | $\mu \mathrm{A}$ |
| Output resistance | Rseg | $\begin{aligned} & \Delta \mathrm{VoN}=0.5 \mathrm{~V} \\ & \mathrm{~V}_{5}=-20.0 \mathrm{~V} \quad \mathrm{~V}_{3}=13 / 15 \cdot \mathrm{~V} 5 \\ & \mathrm{~V}_{2}=2 / 15 \cdot \mathrm{~V} 5 \quad \mathrm{~V}_{0}=\mathrm{VDD}^{2} \end{aligned}$ |  | O $0 \sim 079$ |  | 1.5 | 2.5 | K $\Omega$ |
| Average operating current consumption (1) | Iss | $\begin{aligned} & \text { VSS=-5.0V, VIH=VDD } \\ & \text { VIL=VSS, fxSCL=2.69MHz } \\ & \text { fLP=16.8KHz, fFR=70Hz } \end{aligned}$ <br> Input data: Diced display no-load $\mathrm{Vss}=-3.0 \mathrm{~V}$ <br> Other conditions are the same as with Vss $=-5 \mathrm{~V}$ |  | Vss |  | $\begin{gathered} 0.10 \\ 0.07 \end{gathered}$ | $\begin{gathered} 0.2 \\ \\ \hdashline 0.15 \end{gathered}$ | mA |
| Average operating current consumption (2) | 15 | $\begin{aligned} & \mathrm{Vss}=-5.0 \mathrm{~V}, \mathrm{~V}_{0}=0.0 \mathrm{~V}, \\ & \mathrm{~V}_{2}=-9.3 \mathrm{~V}, \mathrm{~V}_{3}=-18.6 \mathrm{~V}, \\ & \mathrm{~V}_{5}=-28.0 \mathrm{~V} \end{aligned}$ <br> Other conditions are the same as with the item Iss. |  | V5 |  | 0.02 | 0.05 | mA |
| Input terminal capacity | Cl | $\begin{aligned} & \text { Freq. }=1 \mathrm{MHz} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \text { Chips proper } \end{aligned}$ |  | $\begin{gathered} \text { D0 ~ D3, LP, FR, } \\ \text { XSCL, SHL, } \\ \overline{\text { DSPOFF }} \end{gathered}$ |  |  | 8 | pF |
| Input and output terminal capacity | CI/o |  |  | EIO1, EIO2 |  |  | 15 | pF |

## TIMING DIAGRAM

In case of $\mathbf{1 / 2 0 0}$ duty (an example)

(1) ~ (n) indicate the cascade numbers of drivers.

* In case of high speed data transfer, it is necessary to secure a longer XSCL cycle in the timing of the LP pulse insertion in order to maintain the specified value of LP $\rightarrow$ XSCL (tLH).



## AC CHARACTERISTICS

## Input timing characteristics



| Items | Symbols | Conditions | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle | tc |  | 100 |  | ns |
| XSCL high level pulse duration | twCH |  | 30 |  | ns |
| XSCL low level pulse duration | twCL |  | 30 |  | ns |
| Data setup time | tDS |  | 30 |  | ns |
| Data hold time | tDH |  | 20 |  | ns |
| XSCL $\rightarrow$ LP rise time | tLD |  | 0 |  | ns |
| LP $\rightarrow$ XSCL fall time | tLH |  | 40 |  | ns |
| LP high level pulse duration | twLH |  | *3 | 40 |  |
| FR delay permissible time | tDF |  | -900 | +900 | ns |
| EIO setup time | tsue |  | 35 |  | ns |

VSS $=-4.5 \mathrm{~V} \sim 2.7 \mathrm{~V}, \mathrm{Ta}=-40 \sim 85^{\circ} \mathrm{C}$

| Items | Symbols | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XSCL cycle | tc | Vss=-2.7V *1 | 153 |  | ns |
|  |  | Vss=-3.0V *2 | 133 |  |  |
| XSCL high level pulse duration | twCH |  | 50 |  | ns |
| XSCL low level pulse duration | twcL |  | 50 |  | ns |
| Data setup time | tDs |  | 50 |  | ns |
| Data hold time | tDH |  | 30 |  | ns |
| XSCL $\rightarrow$ LP rise time | tLD |  | 0 |  | ns |
| LP $\rightarrow$ XSCL fall time | tLH | Vss=-2.7V | 75 |  | ns |
|  |  | Vss=-3.0V | 65 |  |  |
| LP high level pulse duration | twLH | Vss=-2.7V *3 | 75 |  | ns |
|  |  | Vss=-3.0V *3 | 65 |  |  |
| FR delay permissible time | tDF |  | -900 | +900 | ns |
| EIO setup time | tsue | $\mathrm{Vss}=-2.7 \mathrm{~V}$ | 50 |  | ns |
|  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ | 40 |  |  |

*1 6.5 MHz equivalence
*2 7.5 MHz equivalence
*3 twLH specifies the time when LP is " H " and, at the same time, XSCL is " L ".

## Output timing characteristics


$\mathrm{VDD}=-5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 5=-12.0 \sim-28.0 \mathrm{~V}$

| Items | Symbols | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\mathrm{CL}=15 \mathrm{pF}$ (EIO) |  | 90 | ns |
| EIO output delay time | tbcl |  |  | 55 | ns |
| LP $\rightarrow$ SEG output delay time | tLsD | CL=100pF (0n) |  | 200 | ns |
| FR $\rightarrow$ SEG output delay time | tFrsd |  |  | 400 | ns |

VDD $=-4.5 \mathrm{~V} \sim 2.7 \mathrm{~V}, \mathrm{~V} 5=-12.0 \sim-28.0 \mathrm{~V}$

| Items | Symbols | Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EIO reset time | ter | $\begin{gathered} \mathrm{CL}=15 \mathrm{pF} \\ \text { (EIO) } \end{gathered}$ |  |  | 150 | ns |
| EIO output delay time | tDCL |  | $\mathrm{Vss}=-2.7 \mathrm{~V}$ |  | 95 | ns |
|  |  |  | $\mathrm{Vss}=-3.0 \mathrm{~V}$ |  | 85 | ns |
| LP $\rightarrow$ SEG output delay time | tLSD | $\mathrm{CL=100pF}$ (0n) |  |  | 400 | ns |
| FR $\rightarrow$ SEG output delay time | tFRSD |  |  |  | 800 | ns |

## REGARDING THE LCD DRIVING POWER

## Methods to obtain necessary voltage levels

In order to obtain necessary voltage levels for driving of the LCD, it should be the best to divide the potential between V5 VDD resistively to drive by means of the voltage follower by the operation amplifier. In consideration of the case of using the operation amplifier, the maximum potential level V0 and VDD should be separated to independent terminals.

Nevertheless, if V0 potential drops below the VDD potential increasing the potential difference, the capacity of the LCD driver decreases and, therefore, it is suggested that the potential difference between V0 $\sim$ VDD be maintained within $0 \mathrm{~V} \sim 2.5 \mathrm{~V}$. When the operation amplifier is not used, V0 and VDD should be connected.

As shown in the example of the connection, when using the resistive divider, set the resistance as low as the power capacity of the system allows.

When a series resistance exist in the power line of V5 (VDD), voltage drop of V5 (VDD) at the LSI current end occurs by I5 at times of signal changes and it becomes unable to maintain the relations of the LCD with intermediate potentials ( $\mathrm{VDD} \geqq \mathrm{V} 0 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 5$ ) leading to breakage of the LSI. When installing protective resistors, it is necessary to stabilize the voltage by their capacity.

## Cautions when turning the power on and off

Since the LCD drive system voltage with this LSI is comparatively high, when high voltage is applied to the LCD drive system leaving the logic power floating or leaving VSS $=-2.6 \mathrm{~V}$ or over or if LCD drive signals are output before the applied voltage to the LCD drive system is stabilized, excess current may flow to break the LSI. It therefore is suggested to bring the potential of the LCD drive output to the V0 level until the LCD drive system voltage gets stabilized using the
$\qquad$ display-off function ( $\overline{\mathrm{DSPOFF}})$.

## When turning the power on or off, follow the sequence below.

When turning on the power.....Logic systems ON $\rightarrow \quad$ LCD drive system ON (or turn them on simultaneously).

When turning off the power.....LCD drive system OFF $\rightarrow$ Logic system OFF (or turn them off simultaneously).

Insert quick melting fuse in series to the LCD power source for prevention of an excess current flow. It is necessary to choose the optimum value for the protective resistance matching the capacity of the liquid crystal cells.

## AN EXAMPLE OF CONNECTION

Block diagram of a large sized LCD


## An example of TAB pin layout with SED1640T (Examination)

Note: This is not to specify the dimensions of the TAB.

| EIO2 |
| :--- | :--- | :--- |
| V0 |
| V2 |
| V3 |
| V5 |
| Vss |
| SHL |
| VDD |
| DSPOFF |
| FR |
| LP |
| XSCL |
| D0 |
| D1 |
| D2 |
| D3 |
| VSS |
| V5 |
| V3 |
| V2 |
| V0 |
| EIO1 |

