5. SED1640 LCD Driver

DESCRIPTION	5-1
FEATURES	5-1
BLOCK DIAGRAM ······	5-2
FUNCTIONS OF THE TERMINALS	5-3
PAD LAYOUT	5-4 5-4
PAD COORDINATES	5-5
FUNCTIONS Inable shift registor Data registor Latch Level shifter LCD driver	5-6 5-6 5-6 5-6 5-6 5-6
ABSOLUTE MAXIMUM RATING	5-7
ELECTRICAL CHARACTERISTICS	5-8 5-8
TIMING DIAGRAM In case of 1/200 duty (an example)	5-9 5-9
AC CHARACTERISTICS	5-10 5-10 5-11
REGARDING THE LCD DRIVING POWER 5 Methods to obtain necessary voltage levels 5 Cautions when turning the power on and off 5 When turning the power on or off, follow the sequence below 5	5-12 5-12 5-12 5-12
AN EXAMPLE OF CONNECTION	5-13 5-13 5-14

CONTENTS

DESCRIPTION

The SED1640 is an 80 output segment (column) driver for use in combination with an SED1670/72.

It is provided with high-vision measure of the LCD display and adopts high speed inable chain system for low power operation and slim chip shape suitable for minimizing of the LCD panel. Also, low voltage operation of the logic power source suits a wide range of applications.

FEATURES

- LCD driver output number : 80
- Ultra-slim chip
- Low current consumption
- Low voltage operation : -2.7V max.
- Wide range of liquid crystal drive voltage : -8 to -28V
- High speed and low power data transfer is possible by adoption of the 4 bit bus inable chain system.

Shift clock frequency

6.5MHz (at -2.7V)

- 7.5MHz (at -3.0V)
- Non-bias display off function
- Pin selection of the output shift direction is available.
- Offset bias regulation of the liquid crystal power is possible depending on the VDD level.
- Logic system power source : -2.7V to -5.5V
- Product shapes

Chip : SED1640D0B (Au bump article)

Tab : SED1640T** (to be decided)

BLOCK DIAGRAM



FUNCTIONS OF THE TERMINALS

Terminal names	I/O		Functions										Numbers of terminals
O0 ~ O79	0	LCD drivi The outpu	LCD driving segment (column) output. The output level varies by the trailing edge of the LP.										80
D0 ~ D3	I	Display d	ata inp	out									4
XSCL	I	Shift cloc	< input	t of di	splay	/ data	a (tra	iling	edge	trigger)			1
LP	I	Latch pul	se inpi	ut of o	displa	ay da	ta (tr	ailing	, edg	e trigge	r)		1
EIO1, EIO2	I/O	Inable inp Set to inp The outpu data, it au	out and ut or c ut is re itomat	d outp output set b ically	out. t dep y the rises	endir LP ii s to "I	ng on nput H".	the and,	SHL after	input lev receivir	vel. 1g 80 bit		2
SHL	I	Shifting d EIO termi When dai (a,b,c,d,e outputs a SH L H (Note) R d	Shifting direction choice and input/output controlling input to the EIO terminal. When data are input to (D3, D2D0) terminals in the order of (a,b,c,d,e,f,g,h)(w,x,y,z), relations between data and segment outputs are as follows: $\boxed{\begin{array}{c c c c c c c c c c c c c c c c c c c$										
FR	I	Input of th	ne alte	rnatir	ng sig	nal c	of the) driv	e outpu	t.		1
Vdd, Vss	Power source	Power su	pply fo	or the	logic	s	Vdd Vss	: 0\ : -2	/ 2.7 ~	–5.5V			3
V0, V2, V3, V5	Power source	Power su	Power supply for the LCD driver circuit V_{DD} : $0V$ V5 : $-8 \sim -28V$ $V_{DD} \ge V_0 \ge V_2 \ge 6/9 V_5$ *1 3/9 V5 $\ge V_3 \ge V_5$									8	
DSPOFF	I	Forced bl At the "L" * When u with SE	ank in level, sing th D1670	put it fore nis fur)*/*.	ces th nctior	ne ou n, the	tput unit	to V0 may) leve be u	el. sed in c	ommon		1

*1 Be sure to connect pairs of V0 - V5 to respective LCD power sources.

Total 107 (including NC5)

PAD LAYOUT



Au bump specification (SED1640DoB) reference values

Bump size	А	$160 \mu m \times 80 \mu m \pm 4 \mu m$	(Pad No. 2 ~ 26)
Bump size	В	86μm × 91μm ±4μm	(Pad No. 1, 27, 37 and 98)
Bump size	С	$86\mu m imes 68\mu m \pm 4\mu m$	(Pad No. 28 ~ 36 and 99 ~ 107)
Bump size	D	$82 \mu m imes 74 \mu m \pm 4 \mu m$	(Pad No. 38 ~ 97)
Bump height	A ~ D	22.5 ±5.5µm	(Pad No. 1 ~ 107)

PAD COORDINATES

PAD NO.	PAD NAME	X-axis of coordinates	Y-axis of coordinates	PAD NO.	PAD NAME	X-axis of coordinates	Y-ax coordi	is of inates	PAD	NO.	PAD NAME	X-axis coordina	of tes	Y-axis of coordinates
2	V0	-5345	-541	38	O10	5269	5	53	7	14	O46	-116	1	553
3	V2	-5164		39	O11	5090			7	5	O47	-134	0	
4	V3	-4984		40	O12	4912			7	6	O48	-151	8	
5	V5	-4594		41	O13	4733			7	7	O49	-169	7	
6	Vss	-4091		42	014	4554			7	8	O50	-187	5	
7	Dummy	-3839		43	015	4376			7	9	O51	-205	4	
8	SHL	-3587		44	O16	4197			8	30	O52	-223	3	
9	Dummy	-3065		45	O17	4019			8	31	O53	-241	1	
10	Dummy	-2828		46	O18	3840			8	32	O54	-259	0	
11	VDD	-2590		47	O19	3661			8	33	O55	-276	8	
12	DSPOFF	-2086		48	O20	3483			8	34	O56	-294	7	
13	FR	-1583		49	O21	3304			8	35	O57	-312	6	
14	LP	-1079		50	O22	3126			8	36	O58	-330	4	
15	XSCL	1079		51	O23	2947			8	37	O59	-348	3	
16	D0	1583		52	O24	2768			8	38	O60	-366	1	
17	D1	2086		53	O25	2590			8	39	O61	-384	0	
18	D2	2590		54	O26	2411			9	00	O62	-401	9	
19	Dummy	3065		55	O27	2233			9	91	O63	-419	7	
20	D3	3587		56	O28	2054			9	92	O64	-437	6	
21	Dummy	3839		57	O29	1875			9	93	O65	-455	4	
22	Vss	4091		58	O30	1697			9	94	O66	-473	3	
23	V5	4594		59	O31	1518			9	95	O67	-491	2	
24	V3	4984		60	O32	1340			9	96	O68	-509	0	
25	V2	5164		61	O33	1161			9	97	O69	-526	9	*
26	V0	5345	♥	62	O34	982			9	98	O70	-564	4	546
27	EIO1	5644	-544	63	O35	804			9	9	O71			418
28	00		-426	64	O36	625			10	00	O72			313
29	01		-320	65	O37	447			10)1	O73			207
30	02		-215	66	O38	268			10)2	O74			102
31	03		-109	67	O39	89			10)3	O75			-4
32	04		-4	68	O40	-89			10)4	O76			-109
33	05		102	69	O41	-268			10)5	077			-215
34	06		207	70	O42	-447			10)6	O78			-320
35	07		313	71	O43	-625			10)7	079			-426
36	08		418	72	O44	-804				1	EIO2	†		-544
37	09	♥	546	73	O45	-982		·						

FUNCTIONS

Inable shift registor

The inable shift registor is a bidirectional shift registor wherewith the shift direction is determined by the SHL inputs and outputs of such shift registor are used to store data bus signals to the data registor. When inable signals are in the disable state, the internal clock signal and data bus are fixed to "L" to become the power save mode.

When using multiple units of the segment driver, EIO terminals of each driver should be connected by the cascade connection and the EIO terminals of the top end driver should be connected to "VDD". (Refer to the example of the connection) Since the inable control circuit automatically detects when all the 80 bit data are taken in and automatically transfers the inable signal, control signals from a controlling LSI are not needed.

Data registor

This is a registor for serial and parallel conversion of data bus signals by means of the inable shift registor output. Consequently, the relations between the serial display data and segment outputs are determined independent from the shift clock input number.

Latch

It takes in the contents of the data registor by means of the trailing edge trigger of the LP to transmit the output to the level shifter.

Level shifter

This is a level interface circuit to convert the voltage level of signals from logic level to LCD driving level.

LCD driver

It outputs the LCD drive voltage.

Relations among data bus signals, alternating signals FR and the segment output voltage are given below.

DSPOFF	Data bus signals	FR	O Output Voltage
	Ц	Н	Vo
ц.	п	L	V5
		Н	V2
	L	L	V3
L	—	—	Vo

ABSOLUTE MAXIMUM RATING

Items	Symbols	Ratings	Unit
Power voltage (1)	Vss	-7.0 ~ +0.3	V
Power voltage (2)	V5	-30.0 ~ +0.3	V
Power voltage (3)	V0, V2, V3	V5-0.3 ~ VDD+0.3	V
Input voltage	Vi	Vss-0.3 ~ Vdd+0.3	V
Output voltage	Vo	Vss-0.3 ~ Vdd+0.3	V
EIO output current	l01	20	mA
Working temperature	Topr	-40 ~ +85	°C
Storing temperature 1	Tstg 1	-65 ~ +150	°C
Storing temperature 2	Tstg 2	-55 ~ +100	٥C

Note 1) All the above voltage is based on VDD = 0V.

- Note 2) The storing temperature 1 specifies that of chips proper and the storing temperature 2 specifies that of TAB packages.
- Note 3) Voltage of V0, V2 and V3 should always be maintained under a condition of $VDD \ge V0$ $\ge V2 \ge V3 \ge V5$.



Note 4) When logic power becomes floating state or if Vss = -2.6 or beyond while the LCD driver power source is being applied, the LSI may be permanently damaged and avoid such circumstances.

Pay extra attention to the power sequence at times of turning on and turning off the power supply.

ELECTRICAL CHARACTERISTICS

DC characteristics

Unless otherwise designated, $V_{DD} = V_0 = 0V$, $V_{SS} = -5.0V \pm 10\%$ and $T_a = -40$ to $85^{\circ}C$.

Items	Symbols	Condit	tions	Applicable terminals	Min.	Тур.	Max.	Unit
Power voltage (1)	Vss			Vss	-5.5	-5.0	-2.7	V
Recommended operating voltage	V5	Vss=-2.7 ~ -5	.5V	V5	-28.0		-12.0	V
Operatable voltage	V5	Function		V5			-8.0	V
Power voltage (2)	Vo	Recommended value		Vo	Vdd-2.5		Vdd	V
Power voltage (3)	V2	Recommended	d value	V2	3/9V5			V
Power voltage (4)	V3	Recommended	d value	V3	V5		6/9V5	V
High level input voltage	Vін	Vss=-2.7 ~ -5	.5V	EIO1, EIO2, FR, D0 ~ D3, XSCL,	0.2Vss			V
Low level input voltage	Vil			SHL, LP, DSPOFF			0.8Vss	V
High level output	Vон	Vss=-2.7 ~ -5.5V	Іон=-0.6mA	EIO1, EIO2	VDD-0.4			V
Low level output voltage	Vol		IoL=0.6mA				Vss+0.4	V
Input leak current	L	Vss ≦ Vin ≦ Vc	Vss ≦ Vin ≦ Vdd				2.0	μΑ
Input and output leak current	Ili/o	$Vss \leqq Vin \leqq Vdd$		EIO1, EIO2			5.0	μΑ
Rest current	lss	V5=-28.0 ~ -1 Vih=Vdd, Vil=V	V5=-28.0 ~ -14.0V VIH=VDD. VIL=VSS				25	μΑ
Output resistance	Rseg	ΔVon=0.5V V5=-20.0V V3 V2=2/15•V5 V0	=13/15•V5 D=VDD	O 0 ~ O 79		1.5	2.5	KΩ
Average operating current consumption (1)	lss	Vss=–5.0V, V⊮ VIL=Vss, fxscL= fLP=16.8KHz, f Input data: Diced	⊢=VDD =2.69MHz FR=70Hz display no-load	Vss		0.10	0.2	mA
		Vss=-3.0V Other conditior same as with V	ns are the /ss =–5V			0.07	0.15	
Average operating current consumption (2)	15	$V_{SS}=-5.0V, V_0=0.0V, V_{2}=-9.3V, V_{3}=-18.6V, V_{5}=-28.0V$ Other conditions are the same as with the item Iss.		V5		0.02	0.05	mA
Input terminal capacity	Сі	Freq.=1MHz Ta=25°C Chips proper		D0 ~ D3, LP, FR, XSCL, SHL, DSPOFF			8	pF
Input and output terminal capacity	Ci/o			EIO1, EIO2			15	pF

TIMING DIAGRAM

In case of 1/200 duty (an example)



 $(1) \sim (n)$ indicate the cascade numbers of drivers.

* In case of high speed data transfer, it is necessary to secure a longer XSCL cycle in the timing of the LP pulse insertion in order to maintain the specified value of LP \rightarrow XSCL (tLH).



AC CHARACTERISTICS

Input timing characteristics



Vss=-5.0V±0.5V, Ta=-40 ~ 85°C

Items	Symbols	Conditions	Min.	Max.	Unit
XSCL cycle	tc		100		ns
XSCL high level pulse duration	twcн		30		ns
XSCL low level pulse duration	twc∟		30		ns
Data setup time	tos		30		ns
Data hold time	toн		20		ns
$XSCL \rightarrow LP$ rise time	tld		0		ns
$LP \rightarrow XSCL$ fall time	tгн		40		ns
LP high level pulse duration	twLH	*3	40		ns
FR delay permissible time	t DF		-900	+900	ns
EIO setup time	tsue		35		ns

Vss=-4.5V ~ 2.7V, Ta=-40 ~ 85°C

Items	Symbols	Conditions	Min.	Max.	Unit	
XSCI evolo	to	Vss=-2.7V *1	153			
XSCL cycle	lC	Vss=-3.0V *2	133		ns	
XSCL high level pulse duration	twcн		50		ns	
XSCL low level pulse duration	twcL		50		ns	
Data setup time	tos		50		ns	
Data hold time	tdн		30		ns	
$XSCL \rightarrow LP$ rise time	tld		0		ns	
	tuu	Vss=-2.7V	75		ne	
	LLT	Vss=-3.0V	65		115	
I P high lovel pulse duration	t 10/111	Vss=-2.7V *3	75		200	
EF flightiever pulse duration	UVVLH	Vss=-3.0V *3	65		115	
FR delay permissible time	tDF		-900	+900	ns	
	tour	Vss=-2.7V	50		nc	
	ISUE	Vss=-3.0V	40]	ns	

*1 6.5MHz equivalence

*2 7.5MHz equivalence

*3 twLH specifies the time when LP is "H" and, at the same time, XSCL is "L".

Output timing characteristics



 $VDD=-5.0\pm0.5V$, $V5=-12.0 \sim -28.0V$

Items	Symbols	Conditions	Min.	Max.	Unit
EIO reset time	ter			90	ns
EIO output delay time	tDCL	CL=TSPF (EIO)		55	ns
$\text{LP} \rightarrow \text{SEG}$ output delay time	tlsd	$C_{1} = 100 \text{pE}(0 \text{p})$		200	ns
$\ensuremath{FR}\xspace \to \ensuremath{SEG}\xspace$ output delay time	tFRSD			400	ns

VDD=-4.5V ~ 2.7V, V5=-12.0 ~ -28.0V

Items	Symbols	Co	nditions	Min.	Max.	Unit
EIO reset time	ter	C1-15pE			150	ns
			Vss=-2.7V		95	ns
EIO output delay time	IDCL	(LIO)	Vss=-3.0V		85	ns
$\text{LP} \rightarrow \text{SEG}$ output delay time	tlsd	C∟=100pF (0n)			400	ns
$\text{FR} \rightarrow \text{SEG}$ output delay time	tfrsd				800	ns

REGARDING THE LCD DRIVING POWER

Methods to obtain necessary voltage levels

In order to obtain necessary voltage levels for driving of the LCD, it should be the best to divide the potential between V5 VDD resistively to drive by means of the voltage follower by the operation amplifier. In consideration of the case of using the operation amplifier, the maximum potential level V0 and VDD should be separated to independent terminals.

Nevertheless, if V0 potential drops below the VDD potential increasing the potential difference, the capacity of the LCD driver decreases and, therefore, it is suggested that the potential difference between V0 ~ VDD be maintained within 0V ~ 2.5V. When the operation amplifier is not used, V0 and VDD should be connected.

As shown in the example of the connection, when using the resistive divider, set the resistance as low as the power capacity of the system allows.

When a series resistance exist in the power line of V5 (VDD), voltage drop of V5 (VDD) at the LSI current end occurs by I5 at times of signal changes and it becomes unable to maintain the relations of the LCD with intermediate potentials ($VDD \ge V0 \ge V2 \ge V3 \ge V5$) leading to breakage of the LSI. When installing protective resistors, it is necessary to stabilize the voltage by their capacity.

Cautions when turning the power on and off

Since the LCD drive system voltage with this LSI is comparatively high, when high voltage is applied to the LCD drive system leaving the logic power floating or leaving VSS = -2.6V or over or if LCD drive signals are output before the applied voltage to the LCD drive system is stabilized, excess current may flow to break the LSI. It therefore is suggested to bring the potential of the LCD drive output to the V0 level until the LCD drive system voltage gets stabilized using the ______ display-off function (DSPOFF).

When turning the power on or off, follow the sequence below.

When turning on the power....Logic systems $ON \rightarrow LCD$ drive system ON (or turn them on simultaneously).

When turning off the power....LCD drive system $OFF \rightarrow Logic$ system OFF (or turn them off simultaneously).

Insert quick melting fuse in series to the LCD power source for prevention of an excess current flow. It is necessary to choose the optimum value for the protective resistance matching the capacity of the liquid crystal cells.

AN EXAMPLE OF CONNECTION

Block diagram of a large sized LCD



An example of TAB pin layout with SED1640T (Examination)

Note: This is not to specify the dimensions of the TAB.

