

8. SED1651

Dot Matrix LCD Common Driver

CONTENTS

OVERVIEW	8-1
FEATURES	8-1
BLOCK DIAGRAM	8-2
PIN DESCRIPTION	8-3
PAD LAYOUT AND COORDINATES	8-4
AL pad specifications (SED1651D0A)	8-4
FUNCTIONAL DESCRIPTION	8-6
Shift register	8-6
Level shifter	8-6
LCD driver	8-6
TIMING CHART	8-7
ABSOLUTE MAXIMUM RATINGS	8-8
ELECTRICAL CHARACTERISTICS	8-9
DC characteristics	8-9
AC CHARACTERISTICS	8-10
Input timing characteristics	8-10
Output timing characteristics	8-11
LCD DRIVE POWER	8-12
Each voltage level forming method	8-12
Note in power ON/OFF	8-12
Be sure to follow the power ON/OFF squence as shown below	8-12
TYPICAL CIRCUIT DIAGRAM	8-13
Configuration Drawing of Large Screen LCD	8-13

OVERVIEW

The SED1651 is a 100 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels. It is intended to be used in conjunction with the SED1648 as a pair.


Since the SED1651 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential V_0 of its LCD driving bias voltages is isolated from V_{DD} to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.

Owing to its pad layout which can minimize its PC boards mounting space in addition to its selectable bidirectional driver output sequence and as many as 100 LCD output segments of high pressure resistance and low output impedance, it is possible to obtain the highest driver working efficiency for the 1/200 duty panel.

FEATURES

- Number of LCD drive output segments: 100
- Super slim chip configuration
- Common output ON resistance: 750Ω (Typ.)
- Display capacity ... Possible to display 640×480 dots.
- Selectable pin output shift direction
- No bias display OFF function
- Adjustable offset bias of LCD power to V_{DD} level
- Wide range of LCD drive voltages: -8 V to -28 V (Absolute maximum rated voltage: -30 V)
- Logic system power supply: -2.7 V to -5.5 V
- Chip packaging SED1651D0A (AL-pad die form)
- No radial rays countermeasure taken in designing

BLOCK DIAGRAM




PIN DESCRIPTION

Pin name	I/O	Function	Number of pins															
O0 to O99	O	LCD drive common (row) output The output changes at the YSCL falling edge.	80															
DIO1 DIO2	I/O	50 × 2 bits bidirectional shift register serial data input/output To be set to input or output according to the SHL input The output changes at the YSCL falling edge.	2															
DI3	I	This is the input pin of scanning pulse in the 50 × 2 bits configuration. When SEL = L, the DI3 pin to Vss or GND.	1															
SEL	I	Selection input of bidirectional shift register operating mode H ... 50 × 2 (DI3 input) L ... 100	1															
YSCL	I	Serial data shift clock input The scanning data is shifted at the falling edge.	1															
SHL	I	Shift direction selection and DIO pin I/O control input <table border="1" style="margin: 10px auto;"> <thead> <tr> <th>SHL</th> <th colspan="2">O output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>0 → 49</td> <td>50 → 99</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>99 → 50</td> <td>49 → 0</td> <td>Ourput</td> <td>Input</td> </tr> </tbody> </table> <p>When SEL = "H", the DI3 input is set to O50 (SHL = "L") or O49 (SHL = "H"). When SEL = "L", the D13 input is ignored and the DIO inputs are shifted continuously.</p>	SHL	O output shift direction		DIO1	DIO2	L	0 → 49	50 → 99	Input	Output	H	99 → 50	49 → 0	Ourput	Input	1
SHL	O output shift direction		DIO1	DIO2														
L	0 → 49	50 → 99	Input	Output														
H	99 → 50	49 → 0	Ourput	Input														
$\overline{\text{DSPOFF}}$	I	LCD display blanking control input When "L" is input, the content of shift register is cleared and all common outputs become the V ₀ level instantaneously.	1															
FR	I	LCD drive output converted signal input	1															
V _{DD} , V _{SS}	Power supply	Logic power supply V _{DD} : 0 V (GND) V _{SS} : -2.7 V to -5.5 V	3															
V ₀ , V ₁ , V ₄ , V ₅	Power supply	LCD drive power supply V ₅ : -8 V to -28 V V _{DD} ≥ V ₀ ≥ V ₁ ≥ V ₄ ≥ V ₅	8															


Respectively
Total: 119

PAD LAYOUT AND COORDINATES



Chip size: 13.43 mm × 1.76 mm
 Chip thickness: 400 μm (Typ.)

1) AL pad specifications (SED1651D0A)



Pad a	Opening (X, Y)	110 × 110 μm	PAD No 30 to 109
Pad b	Opening (X, Y)	110 × 110 μm	PAD No 20 to 29, 110 to 119
Pad c	Opening (X, Y)	110 × 110 μm	PAD No 1 to 19

Unit (μm)

PAD		Actual dimensions		PAD		Actual dimensions		PAD		Actual dimensions	
NO.	NAME	X	Y	NO.	NAME	X	Y	NO.	NAME	X	Y
1	DIO2	-5985	-709	43	O23	4078	727	85	O65	-2385	727
2	V0	-5510		44	O24	3924		86	O66	-2539	
3	V1	-5035		45	O25	3771		87	O67	-2693	
4	V4	-4560		46	O26	3617		88	O68	-2847	
5	V5	-4038		47	O27	3463		89	O69	-3001	
6	Vss	-3164		48	O28	3309		90	O70	-3155	
7	SEL	-2280		49	O29	3155		91	O71	-3309	
8	SHL	-1767		50	O30	3001		92	O72	-3463	
9	DI3	-1064		51	O31	2847		93	O73	-3617	
10	YSCL	-181		52	O32	2693		94	O74	-3771	
11	VDD	770		53	O33	2539		95	O78	-3924	
12	DSPOFF	1283		54	O34	2385		96	O76	-4078	
13	FR	2176		55	O35	2232		97	O77	-4232	
14	Vss	2879		56	O36	2078		98	O78	-4386	
15	V5	3753		57	O37	1924		99	O79	-4540	
16	V4	4560		58	O38	1770		100	O80	-4694	
17	V1	5035		59	O39	1616		101	O81	-4848	
18	V0	5510		60	O40	1462		102	O82	-5002	
19	DIO1	5985		61	O41	1308		103	O83	-5156	
20	O0	6560	-610	62	O42	1154		104	O84	-5310	
21	O1	6430	-466	63	O43	1000		105	O85	-5463	
22	O2	6560	-321	64	O44	846		106	O86	-5617	
23	O3	6430	-177	65	O45	693		107	O87	-5771	
24	O4	6560	-32	66	O46	539		108	O88	-5925	
25	O5	6430	112	67	O47	385		109	O89	-6079	
26	O6	6560	257	68	O48	231		110	O90	-6430	690
27	O7	6430	401	69	O49	77		111	O91	-6560	545
28	O8	6560	545	70	O50	-77		112	O92	-6430	401
29	O9	6430	690	71	O51	-231		113	O93	-6560	257
30	O10	6079	727	72	O52	-385		114	O94	-6430	112
31	O11	5925		73	O53	-539		115	O95	-6560	-32
32	O12	5771		74	O54	-693		116	O96	-6430	-177
33	O13	5617		75	O55	-846		117	O97	-6560	-321
34	O14	5463		76	O55	-1000		118	O98	-6430	-466
35	O15	5310		77	O57	-1154		119	O99	-6560	-610
36	O16	5156		78	O58	-1308					
37	O17	5002		79	O59	-1462					
38	O18	4848		80	O60	-1616					
39	O19	4694		81	O61	-1770					
40	O20	4540		82	O62	-1924					
41	O21	4386		83	O63	-2078					
42	O22	4232		84	O64	-2232					

FUNCTIONAL DESCRIPTION

Shift register

This is a bidirectional shift register to transfer common data.

Being a 50×2 bits configuration, this register can select 50×2 bits or 100 bits according to the status of SEL.

When the 50×2 bits configuration is selected, the input of the 50-bit shift register becomes D13.

Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

LCD driver


This driver outputs the LCD drive voltage.

The relationship among the display blanking signal $\overline{\text{DSPOFF}}$, contents of shift register, AC converted signal FR and On output voltage is as shown in the table below:

$\overline{\text{DSPOFF}}$	Content of shift register	FR	O output voltage	
H	H	H	V5	(Select level)
		L	V0	
	L	H	V1	(Non-select level)
		L	V4	
L	–	–	V0	–

TIMING CHART

SHL="L"
1/200 Duty




ABSOLUTE MAXIMUM RATINGS

V_{DD}=0V

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{SS}	-7.0 to +0.3	V
Supply voltage (2)	V ₅	-30.0 to +0.3	V
Supply voltage (3)	V ₀ , V ₁ , V ₄	V ₅ -0.3 to +0.3	V
Input voltage	V _I	V _{SS} -0.3 to +0.3	V
Output voltage	V _O	V _{SS} -0.3 to +0.3	V
Output current (1)	I _o	20	mA
Output current (2)	I _{oCOM}	20	mA
Operating temperature	T _{opr}	-40 to + 85	°C
Storing temperature 1	T _{stg 1}	-65 to +150	°C

Notes*

1. The voltage of V₀, V₁, V₄ and V₅ must always satisfy the condition of V_{DD} ≥ V₀ ≥ V₁ ≥ V₄ ≥ V₅.



2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding V_{SS} = -2.6 V or less can cause permanent damage to the LSI. Functional operation under these conditions is not implied. Care should be taken to the power supply sequence especially in the system power ON or OFF.

ELECTRICAL CHARACTERISTICS


DC characteristics

Unless otherwise specified, $V_{DD} = V_0 = 0V$, $V_{SS} = -5.5V \sim -2.7V$, $T_a = -40$ to $85^\circ C$.

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Applicable pin
Supply voltage (1)	V_{SS}	–	–5.5	–5.0	–2.7	V	V_{SS}
Recommended operating voltage	V_5	–	–28.0	–	–12.0	V	V_5
Operation enable voltage	V_5	Functional operation	–	–	–8.0	V	V_5
Supply voltage (2)	V_0	–	2.5	–	0	V	V_0
Supply voltage (3)	V_1	–	$2/9 \cdot V_5$	–	V_{DD}	V	V_1
Supply voltage (4)	V_4	–	V_5	–	$7/9 \cdot V_5$	V	V_4
"H" input voltage	V_{IH}	–	$0.2 \cdot V_{SS}$	–	–	V	DIO1, DIO2, FR, YSCL, SHL, DI3 DSPOFF, SEL
"L" input voltage	V_{IL}	–	–	–	$0.8 \cdot V_{SS}$	V	
"H" output voltage	V_{OH}	$I_{OH} = -0.3mA$	$V_{DD} - 0.4$	–	–	V	DIO1, DIO2
"L" output voltage	V_{OL}	$I_{OL} = 0.3mA$	–	–	$V_{SS} + 0.4$	V	
Input leakage current	I_{LI}	$V_{SS} \leq V_{IN} \leq 0V$	–	–	2.0	μA	YSCL, SHL, DI3 DSPOFF, FR, SEL
Input/output leakage current	$I_{LI/O}$	$V_{SS} \leq V_{IN} \leq 0V$	–	–	5.0	μA	DIO1, DIO2
Static current	I_{DDS}	$V_5 = -12.0 \sim -28.0V$ $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$	–	–	25	μA	V_{DD}
Output resistance	R_{COM}	$\Delta V_{ON} = 0.5V$ $V_0 = V_{DD}$, $V_1 = -1.5V$ $V_4 = -18.5V$ $V_5 = -20.0V$	–	0.75	1.0	$K\Omega$	O0–O99
Average operating current consumption (1)	I_{SS1}	$V_{SS} = -5.0V$, $V_{IH} = V_{DD}$ $V_{IL} = V_{SS}$, $f_{Y SCL} = 12KHz$ Frame frequency = 60Hz Input data: 1/200 $T_a = 25^\circ C$?	–	7	15	μA	V_{SS}
		$V_{SS} = -3.0V$ Other conditions are the same as $V_{SS} = -5.0V$	–	5	10		
Average operating current consumption (2)	I_{SS2}	$V_{SS} = -5.0V$, $V_0 = 0V$, $V_1 = 1.5V$, $V_4 = 18.5V$, $V_{EE} = V_5 = -20.0V$ Other conditions are the same as in the item of ISS 1.	–	7	15	μA	V_5
Input pin capacitance	C_i	$T_a = 25^\circ C$	–	–	8	pF	YSCL, SHL, DSPOFF, FR, DI3, SEL
Input/output pin capacitance	$C_{I/O}$		–	–	15	pF	DIO1, DIO2

AC CHARACTERISTICS

Input timing characteristics




$V_{SS}=-5.0V \pm 0.5V$, $T_a=-40$ to $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	t_r	—	—	50	ns
Input signal fall time	t_f	—	—	50	ns
YSCL period	t_{CCL}	—	500	—	ns
YSCL "H" pulsewidth	t_{wCLH}	—	70	—	ns
YSCL "L" pulsewidth	t_{wCLL}	—	330	—	ns
Data setup time	t_{DS}	—	100	—	ns
Data hold time	t_{DH}	—	10	—	ns
Allowable FR delay time	t_{DFR}	—	-300	300	ns

$V_{SS}=-5.0V \pm 0.5V$, $T_a=-40$ to $85^\circ C$

Parameter	Symbol	Condition	Min.	Max.	Unit
Input signal rise time	t_r	—	—	50	ns
Input signal fall time	t_f	—	—	50	ns
YSCL period	t_{CCL}	—	1000	—	ns
YSCL "H" pulsewidth	t_{wCLH}	—	160	—	ns
YSCL "L" pulsewidth	t_{wCLL}	—	330	—	ns
Data setup time	t_{DS}	—	200	—	ns
Data hold time	t_{DH}	—	10	—	ns
Allowable FR delay time	t_{DFR}	—	-500	500	ns

Output timing characteristics



$V_{SS}=-5.0 \pm 10\%$, $T_a=-40$ to $+85^\circ\text{C}$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	t_{pdDOCL}	$C_L=15\text{pF}$	–	350	ns
(YSCL - fall to On output) delay time	t_{pdCCL}	$V_5=-12.0$ to -28.0V	–	1.0	μs
($\overline{\text{DSPOFF}}$ to On output) delay time	$t_{pdCDOFF}$		–	1.0	μs
(FR to On Output) delay time	t_{pdCFR}	$C_L=100\text{pF}$	–	1.0	μs

$V_{SS}=-4.5-2.7\text{V}$, $T_a=-40$ to $+85^\circ\text{C}$

Parament	Symbol	Condition	Min.	Max.	Unit
(YSCL - fall to DIO) delay time	t_{pdDOCL}	$C_L=15\text{pF}$	–	400	ns
(YSCL - fall to On output) delay time	t_{pdCCL}	$V_5=-12.0$ to -28.0V	–	2.0	μs
($\overline{\text{DSPOFF}}$ to On output) delay time	$t_{pdCDOFF}$		–	2.0	μs
(FR to On Output) delay time	t_{pdCFR}	$C_L=100\text{pF}$	–	2.0	μs

LCD DRIVE POWER

Each voltage level forming method

To obtain each voltage level for LCD driving, it is optimum to divide the resistance of potential between VDDH and GND to drive the LCD using the voltage follower with an operational amplifier. In taking into consideration of such a case using the operational amplifier, the maximum potential level V0 for LCD driving has been made a separate pin from VDD.

When no operational amplifier is used in V0, set $V_0 = VDD$.

When a resistive divider is used, set it to a resistance value as low as possible in the system power capacity.

When a series resistance exists in the power supply line of VDD, a voltage drop of VDD occurs at the LSI power supply pin, the relationship with the LCD's intermediate potential ($VDD \geq V_0 \geq V_1 \geq V_4 \geq V_5$) cannot be met, this causing the LSI to be broken down in some cases. When a protection resistor is inserted, it is necessary to stabilize the voltage by capacitance.

Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating or above $V_{SS} = -2.5V$, an overcurrent flows and LSI breaks down in some cases.

To avoid this, it is recommended to suppress the potential of LCD drive output to V0 level using the display off function (DSPOFF) until the LCD driving system voltage is stabilized.


Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON → LCD driving system ON or simultaneous ON of the both

At power OFF ... LCD driving system OFF → Logic system OFF or simultaneous OFF of the both

For a countermeasure to such overcurrent, it is effective to put a high-speed melting fuse or protection resistor in series with the LCD power unit.

It is then required to select the optimum value in the protection resistance according to the capacitance of LC cell.



TYPICAL CIRCUIT DIAGRAM

Configuration Drawing of Large Screen LCD

