

# **6. SED1752 LCD Driver**



---

# Contents

---

1. OUTLINE .....	6-1
2. FEATURES .....	6-1
3. BLOCK DIAGRAM .....	6-2
4. PIN DESCRIPTION .....	6-3
5. FUNCTION OF EACH BLOCK .....	6-4
5-1 Enable shift resistor .....	6-4
5-2 Data register .....	6-4
5-3 Latch .....	6-4
5-4 Level shifter .....	6-4
5-5 LCD driver .....	6-4
5-6 Timing diagram .....	6-5
Timing diagram .....	6-5
6. ABSOLUTE MAXIMUM RATINGS .....	6-6
7. ELECTRICAL CHARACTERISTICS .....	6-7
7-1 DC characteristics .....	6-7
Working voltage range $V_{cc} - V_o$ .....	6-8
7-2 AC characteristics .....	6-9
Input timing characteristics .....	6-9
Output timing characteristics .....	6-10
8. LCD DRIVING POWER SUPPLY .....	6-11
8-1 Setting up respective voltage levels .....	6-11
8-2 Precautions when turning the power on and off .....	6-11
9. A CONNECTION EXAMPLE .....	6-12
Block diagram of a large-plane LCD .....	6-12
10. SED1752T TCP PIN ARRANGEMENT EXAMPLE .....	6-13
11. DIMENSIONAL OUTLINE DRAWING .....	6-14
SED1752T0A .....	6-14
SED1752T0B .....	6-15

### 1. OUTLINE


SED1752 is a 240 output segment (column) LCD driver suitable for driving of colored STN dot-matrix LCD panels of a larger capacity, for use in combination with SED1743.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. SED1752 is also capable of low-voltage and high-speed logic operations and fits to a wide range of applications.

### 2. FEATURES

- Number of LCD drive output segments: 240
- Low voltage operation: 2.7V min.
- High duty drive: 1/500 (an example)
- Wide LCD drive voltage range: +8 to +42V (VDD = 3 to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:  
Shift clock frequencies: 20.0 MHz  
(5V ±10%)  
10.0 MHz  
(2.7V)
- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective VDDH and GND levels is possible
- Logic operation power supply: 2.7 ~ 5.5V
- Shipped status: TCP SED1752T\*\*
- This IC is not radiation resistant

3. BLOCK DIAGRAM



## SED1752 Series

### 4. PIN DESCRIPTION

Pin name	I/O	Description	Numbers of pins																																								
O1~ O240	O	LCD driving segment (column) output. The output varies at the falling edge of LP.	240																																								
D0~D7	I	Display data input terminals	8																																								
XSCL	I	For input of the shift clock signals of the display data (falling edge trigger)	1																																								
LP	I	For input of the latch pulse signals of the display data (falling edge trigger)	1																																								
EIO1 EIO2	I/O	Enable I/O. Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L" automatically.	2																																								
SHL	I	Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals D0, D1 .....,D7 in the order of F0, F1 .....,F7 first, and in the order of L0, L1, outputs are as follows:  F (First), L (Last)	1																																								
		<table border="1"> <thead> <tr> <th rowspan="2">S H L</th> <th colspan="7">Output</th> <th colspan="2">EIO</th> </tr> <tr> <th>O240</th> <th>O239</th> <th>O238</th> <th></th> <th>O3</th> <th>O2</th> <th>O1</th> <th>EIO1</th> <th>EIO2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L0</td> <td>L1</td> <td>L2</td> <td>...</td> <td>F5</td> <td>F6</td> <td>F7</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>H</td> <td>F7</td> <td>F6</td> <td>F5</td> <td>...</td> <td>L2</td> <td>L1</td> <td>L0</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	S H L	Output							EIO		O240	O239	O238		O3	O2	O1	EIO1	EIO2	L	L0	L1	L2	...	F5	F6	F7	Input	Output	H	F7	F6	F5	...	L2	L1	L0	Output	Input		
S H L	Output							EIO																																			
	O240	O239	O238		O3	O2	O1	EIO1	EIO2																																		
L	L0	L1	L2	...	F5	F6	F7	Input	Output																																		
H	F7	F6	F5	...	L2	L1	L0	Output	Input																																		
		(Note) The relations between the data and segment outputs are determined independent from the number of the shift clocks.																																									
FR	I	For input of alternating current LCD drive signals.	1																																								
Vcc, GNDL GNDR	Power supply	Logic operation power supply: GND: 0V Vcc: +3.3, +5V	2																																								
VDDHL, VDDHR	Power supply	LCD drive power supply    V <sub>DDH</sub>	10																																								
V0L, V0R		"                                V <sub>0</sub>																																									
V2L, V2R		"                                V <sub>2</sub>																																									
V3L, V3R		"                                V <sub>3</sub>																																									
V5L, V5R		"                                V <sub>5</sub>																																									
		GND: 0V    V <sub>DDH</sub> : 14~42V V <sub>DDH</sub> ≥ V <sub>0</sub> ≥ V <sub>2</sub> ≥ 7/9V <sub>0</sub> 2/9 V <sub>0</sub> ≥ V <sub>3</sub> ≥ V <sub>5</sub> ≥ GND																																									
DSPOF	I	For forced bias fixed input. "L" level output is forcefully made to V <sub>5</sub> level. * When using this function, combined use with SED1703 is not applicable.	1																																								

Total                    268

## 5. FUNCTION OF EACH BLOCK

### 5-1 Enable shift resistor

The enable shift register is a bidirectional shift register of which the shift direction is being selected by the SHL input and the shift register output is used to store data bus signals into the data register.

When the enable signal is in disabled state, the internal clock signal and the data bus are fixed to “L”, thus going into a power saving mode.

When using multiple number of segment drivers, make cascade connection of EIO terminals of respective drivers to connect the EIO terminal of the top driver to “GND”. (Refer to Clause 10. Connection examples)

Since the enable control circuit automatically senses completion of receiving 240 bit equivalent data to transfer the enable signal automatically, control signal of a separate control LSI is not needed.

### 5-2 Data register

This register works to make series or parallel conversion of data bus signals according to the enable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the number of the shift clock inputs.

### 5-3 Latch

It takes in the content of the data register at the falling edge trigger to transfer the output to the level shifter.

### 5-4 Level shifter

This is a level interface circuit to convert the voltage level of signals from the logic operation level to LCD drive level.

### 5-5 LCD driver

It outputs the LCD driving voltage.


Given below are the relations between data bus signals, alternating current signal FR levels and segment output voltages.

$\overline{\text{DSPOF}}$	Data bus signals	FR	Voltage outputs of the driver
H	H	H	$V_0$
		L	$V_5$
	L	H	$V_2$
		L	$V_3$
L	–	–	$V_5$

5-6 Timing diagram


Timing diagram

In case of 1/240 Duty (an example)



① ~ ⑲ stands for the cascade numbers of the driver.

\* When making high speed data transfer, it becomes necessary to secure a longer XSCS cycle when determining the LP pulse insertion timing in order to maintain the specified value of LP → XSCS (tLH).



## SED1752 Series


### 6. ABSOLUTE MAXIMUM RATINGS

Items	Codes	Ratings	Units
Supply voltage (1)	VCC	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 to VDDH + 0.3	V
Input voltage	VI	-0.3 to VCC + 0.3	V
Output voltage	VO	-0.3 to VCC + 0.3	V
EIO output current	I <sub>o1</sub>	20	mA
Working temperature	T <sub>opr</sub>	-30 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +100	°C

(Note 1) All the voltage ratings are based on GND = 0V.

(Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.

(Note 3) V<sub>0</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>5</sub> should always be in the order of VDDH ≥ V<sub>0</sub> ≥ V<sub>2</sub> ≥ V<sub>3</sub> ≥ V<sub>5</sub> ≥ GND.



(Note 4) If the logic operation power goes into a floating state or if VCC drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status.

Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.



## SED1752 Series

### 7. ELECTRICAL CHARACTERISTICS

#### 7-1 DC characteristics

Unless otherwise specified, GND = 0V, VCC = +5.0 V ±10%, Ta = -30 to 85°C

Item	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit	
Supply voltage (1)	V <sub>CC</sub>	—	V <sub>CC</sub>	2.7	—	5.5	V	
Recommended working voltage	V <sub>0</sub>	—	V <sub>0L</sub> , V <sub>DDHL</sub>	14.0	—	40.0	V	
Workable voltage	V <sub>0</sub>	Function only	V <sub>0R</sub> , V <sub>DDHL</sub>	8.0	—	42.0	V	
Supply voltage (2)	V <sub>2</sub>	Recommended value	V <sub>2L</sub> , V <sub>2R</sub>	7/9 V <sub>0</sub>	—	V <sub>0</sub>	V	
Supply voltage (3)	V <sub>3</sub>	Recommended value	V <sub>3L</sub> , V <sub>3R</sub>	GND	—	2/9 V <sub>0</sub>	V	
High level input voltage	V <sub>IH</sub>	V <sub>DD</sub> = 2.7 ~ 5.5V	EIO1, EIO2, FR, D0~D7, XSCL, SHL, LP, DSPOF	0.8V <sub>CC</sub>	—	—	V	
Low level input voltage	V <sub>IL</sub>			—	—	0.2V <sub>CC</sub>	V	
High level output voltage	V <sub>OH</sub>	V <sub>CC</sub> = 2.7~5.5V	EIO1, EIO2	V <sub>CC</sub> -0.4	—	—	V	
Low level output voltage	V <sub>OL</sub>			—	—	0.4	V	
Input leak current	I <sub>I</sub>	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	D0~D7, LP, FR, XSCL, SHL, DSPOF	—	—	2.0	μA	
I/O leak current	I <sub>L/O</sub>	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	EIO1, EIO2	—	—	5.0	μA	
Static current	I <sub>GND</sub>	V <sub>0</sub> = 14.0~42.0V V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = GND	GND	—	—	25	μA	
Output resistance	R <sub>SEG</sub>	ΔV <sub>ON</sub> = 0.5V Recommended condition	V <sub>0</sub> = +36.0V, 1/24	O1~O240	—	0.65	0.85	KΩ
					—	0.70	1.0	
In-chip deviation of output resistance	ΔR <sub>SEG</sub>	ΔV <sub>ON</sub> = 0.5V V <sub>0</sub> = +36.0V, 1/24	O1~O240	—	—	95	Ω	
Mean working current consumption (1)	I <sub>CC</sub>	V <sub>CC</sub> = +5.0V, V <sub>IH</sub> = V <sub>CC</sub> V <sub>IL</sub> = GND, f <sub>XSCL</sub> = 5.38MHz f <sub>LP</sub> = 33.6kHz, f <sub>FR</sub> = 70Hz Input data: Checkered indication, no-load	V <sub>CC</sub>	—	0.75	1.7	mA	
				—	0.3	0.9		
Mean working current consumption (2)	I <sub>O</sub>	V <sub>0</sub> = +30.0V V <sub>CC</sub> = +5.0V, V <sub>3</sub> = +4.0V V <sub>2</sub> = +26.0V, V <sub>5</sub> = +0.0V Other conditions are the same as those in the I <sub>DD</sub> column.	V <sub>0L</sub> , V <sub>0R</sub>	—	0.25	1.4	mA	
Input terminal capacity	C <sub>I</sub>	Freq. = 1 MHz Ta = 25°C Independent chips	D0~D7, LP, FR, XSCL, SHL, DSPOF	—	—	8	pF	
I/O terminal capacity	C <sub>I/O</sub>		EIO1, EIO2	—	—	15	pF	


---

## SED1752 Series

---


### Working voltage range $V_{CC} - V_0$

The  $V_0$  voltage should be set up within the  $V_{CC} - V_0$  working voltage range given below.



7-2 AC CHARACTERISTICS

Input timing characteristics



$V_{CC} = 5.0V \pm 10\%$ ,  $T_a = -30$  to  $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	$t_c$	*3, *5	55	—	ns
XSCL high level pulse duration	$t_{WCH}$	All timing signals are based on 20% and 80% of $V_{CC}$ .	20	—	ns
XSCL low level pulse duration	$t_{WCL}$		20	—	ns
Data setup time	$t_{DS}$		10	—	ns
Data hold time	$t_{DH}$		10	—	ns
XSCL → LP rise time	$t_{LD}$		0	—	ns
LP → XSCL fall time	$t_{LH}$		35	—	ns
LP high level pulse duration	$t_{WLH}$	*1	40	—	ns
		*2	35	—	ns
FR delay allowance	$t_{DF}$		-300	+300	ns
EIO setup time	$t_{SUE}$		30	—	ns
Input signal variation time	$t_r, t_f$	*4	—	50	ns


$V_{CC} = 2.7V$  to  $4.5V$ ,  $T_a = -30$  to  $85^\circ C$

Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	$t_c$	*3, *5	100	—	ns
XSCL high level pulse duration	$t_{WCH}$	All timing signals are based on 20% and 80% of $V_{CC}$ .	35	—	ns
XSCL low level pulse duration	$t_{WCL}$		35	—	ns
Data setup time	$t_{DS}$		15	—	ns
Data hold time	$t_{DH}$		10	—	ns
XSCL → LP rise time	$t_{LD}$		-10	—	ns
LP → XSCL fall time	$t_{LH}$		60	—	ns
LP high level pulse duration	$t_{WLH}$	*1	75	—	ns
		*2	65	—	ns
FR delay allowance	$t_{DF}$		-300	+300	ns
EIO setup time	$t_{SUE}$		40	—	ns
Input signal variation time	$t_r, t_f$	*4	—	50	ns

- Notes:**
- \*1 The “ $t_{WLH}$ ” specifies the time when the LP is at “H” and, at the same time, when XSCL is at “L”, when LP is being input while the XSCL is at “L”.
  - \*2 The “ $t_{WLH}$ ” (its definition is same as \*1) when LP rises while XSCL is at “H”.
  - \*3 High speed operation of the shift clocks (XSCL) should only be made under a condition of  $t_r + t_f \leq (t_c - t_{WCL} - t_{WCH})$ .
  - \*4 When making high speed data transfer using continuous shift clocks,  $t_r + t_f$  of the LP signals should be upto  $(t_c + t_{WCH} - t_{LD} - t_{WLH} - t_{LH})$  at the maximum.
  - \*5 When “ $t_c$ ” is set to 60 nsec or less, “ $T_a$ ” must be  $55^\circ C$  or less.

## SED1752 Series

### Output timing characteristics



$V_{CC} = +5.0V \pm 10\%$ ,  $V_0 = +14.0$  to  $+42.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	$t_{ER}$	$C_L = 15 \text{ pF}$ (EIO)	—	120	ns
EIO output delay time	$t_{DCL}$		—	55	ns
LP → SEG output delay time	$t_{LSD}$	$C_L = 100 \text{ pF}$ (O n)	—	200	ns
FR → SEG output delay time	$t_{FRSD}$		—	400	ns

$V_{CC} = +2.7V$  to  $4.5V$ ,  $V_0 = +14.0$  to  $+28.0V$

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	$t_{ER}$	$C_L = 15 \text{ pF}$ (EIO)	—	240	ns
EIO output delay time	$t_{DCL}$		—	85	ns
LP → SEG output delay time	$t_{LSD}$	$C_L = 100 \text{ pF}$ (O n)	—	400	ns
FR → SEG output delay time	$t_{FRSD}$		—	800	ns

## **8. LCD DRIVING POWER SUPPLY**

### **8-1 Setting up respective voltage levels**

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between  $V_0$  - GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential level  $V_5$  and GND are separated and independent terminals are used.

However, since the efficacy of the LCD driving output driver deteriorates when the potential of  $V_5$  goes up beyond the GND potential to enlarge the potential difference, always keep the potential difference of  $V_5 - V_{SS}$  at 0V to 2.5V.

When a resistance exists in series in the power supply line of  $V_0$  (GND),  $I_o$  at signal changes causes voltage drop at  $V_0$  (GND) of the supply terminals of the LSI disabling it to maintain the relations of the LCD with intermediate potentials of ( $V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq \text{GND}$ ), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using an appropriate capacitance.

### **8-2 Precautions when turning the power on and off**

Since the LCD drive voltage of these LSIs is comparatively high, if a high voltage of 30V or more is applied to the LCD drive circuit with the logic operation power made floating or with the VCC lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuits is stabilized, excess current flows through to possibly lead to breakdown or to destroy the LSI.

It is therefore suggested to maintain the potential of the LCD drive output to  $V_5$  level until the LCD drive circuit voltage is stabilized, using the display off function ( $\overline{\text{DSPOF}}$ ).

Maintain the following sequences when turning the power on and off:


When turning the power on: Turn on the logic operation power → turn on the LCD drive power or turn them on simultaneously.

When turning the power off: Turn off the LCD drive power → turn off the logic operation power or turn them off simultaneously.

For protection against excess current, insert a quick melting fuse in series in the LCD drive power line. When using a protective resistor, select the optimum resistance value depending on the capacitance of the LCD cells.

9. A CONNECTION EXAMPLE


Block diagram of a large-plane LCD



For reference

10. SED1752T TCP PIN ARRANGEMENT EXAMPLE

Remark: This drawing is not meant to determine the contour of the TCP.




# SED1752 Series

## 11. DIMENSIONAL OUTLINE DRAWING

SED1752T0A

For reference




Unit: mm



# SED1752 Series

## SED1752T0B

For reference



Unit: mm