6. SED1752 LCD Driver

1.	OUTLINE	6-1
2.	FEATURES	6-1
3.	BLOCK DIAGRAM	6-2
4.	PIN DESCRIPTION	6-3
5.	FUNCTION OF EACH BLOCK	6-4
	5-1 Enable shift resister	6-4
	5-2 Data register	6-4
	5-3 Latch	6-4
	5-4 Level shifter	6-4
	5-5 LCD driver	6-4
	5-6 Timing diagram	6-5
	Timing diagram	6-5
6.	ABSOLUTE MAXIMUM RATINGS	6-6
7.	ELECTRICAL CHARACTERISTICS	6-7
	7-1 DC characteristics	6-7
	Working voltage range Vcc - Vo	6-8
	7-2 AC characteristics	6-9
	Input timing characteristics	6-9
	Output timing characteristics	6-10
8.	LCD DRIVING POWER SUPPLY	6-11
	8-1 Setting up respective voltage levels	6-11
	8-2 Precautions when turning the power on and off	6-11
9.	A CONNECTION EXAMPLE	6-12
	Block diagram of a large-plane LCD	6-12
10.	. SED1752T TCP PIN ARRANGEMENT EXAMPLE	6-13
11.	DIMENSIONAL OUTLINE DRAWING	6-14
	SED1752T0A	6-14
	SED1752T0B	6-15

1. OUTLINE

SED1752 is a 240 output segment (column) LCD driver suitable for driving of colored STN dotmatrix LCD panels of a larger capacity, for use in combination with SED1743.

Contributing to making clearer LCD picture quality, this IC employs the high speed enable chain method and is slim-chip configuration which is more advantageous for miniaturization of the LCD panel. SED1752 is also capable of lowvoltage and high-speed logic operations and fits to a wide range of applications.


2. FEATURES

- Number of LCD drive output segments: 240
- Low voltage operation: 2.7V min.
- High duty drive: 1/500 (an example)
- Wide LCD drive voltage range: +8 to +42V (VDD = 3 to 5.5V)
- High speed and low power consumption data transfer is possible by adoption of the 8-bit bus enable chain method:

Shift clock frequencies: 20.0 MHz (5V ±10%) 10.0 MHz

- Slim-chip configuration
- Non-bias display off function
- Pin-selection of the output shift direction is available
- Offset bias regulation of LCD power for respective VDDH and GND levels is possible
- Logic operation power supply: 2.7 ~ 5.5V
- Shipped status: TCP SED1752T**
- This IC is not radiation resistant

3. BLOCK DIAGRAM



4. PIN DESCRIPTION

O1- O240 O LCD driving segment (column) output. The output varies at the falling edge of LP. 240 D0-D7 I Display data input terminals 8 XSCL I For input of the shift clock signals of the display data (falling edge trigger) 1 LP I For input of the latch pulse signals of the display data (falling edge trigger) 1 EIO1 I/O Enable I/O. Setting to I or O is determined by the SHL input level. 2 SHL I Shift direction selection and EIO terminal I/O control signal input. 1 When data are input to terminals Do, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: 1 Volt, Vdow I Shift directions between the data and segment outputs are determined independent from the number of the shift clocks. 1 FR I For input of alternating current LCD drive signals. 1 Volt, VdDR Power supply Logic operation power supply: GND: 0V Vcc: +3.3, +5V 2 VDHH, VbDRR VDEV I For forced bias fixed input. "U elvel output is forcefully made to Vs level. "Vsc. V2X=278% 29 VaeV2 1 VDENOF I For forced bias fixed input. "U level ou	Pin name	I/O		Description									Numbers of pins
XSCL I For input of the shift clock signals of the display data (falling edge trigger) 1 LP I For input of the latch pulse signals of the display data (falling edge trigger) 1 EIO1 I/O Enable I/O. Setting to I or O is determined by the SHL input level. 2 SHL I/O Enable I/O. Setting to I or O is determined by the SHL input level. 2 SHL I Shift direction selection and EIO terminal I/O control signal input. 1 When data are input to terminals Do, D1,D7 in the order of Fo, F1,F7 first, and in the order of L0, L1, outputs are as follows: 1 Vice, VI, L, use State I State I Vote The relations between the data and segment outputs are determined independent from the number of the shift clocks. 1 VCC, GNDL GNDR Power supply Logic operation power supply: GND: 0V VCC: +3.3, +5V 10 VDHL, VDDHR V2L, V2R Power supply LCD drive power supply with GND: 0V Vooi:(14-42V Vooi:=Vis2Vis278Vo 2/9 Vis2Vis2GND 10 VDL, VOR V2L, V2R Power supply ICD drive power supply with Vooi GND: 0V Vooi:(14-42V Vooi:=Vis2Vis278Vo 2/9 Vis2Vis2GND 10 VDL, VOR V2L, V2R Power v2L, V2R I For forced bis fix	O1~ O240	0				240							
LP I For input of the latch pulse signals of the display data (falling edge trigger) 1 EIO1 I/O Enable I/O. Setting to I or O is determined by the SHL input level. 2 The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L" automatically. 1 2 SHL I Shift direction selection and EIO terminal I/O control signal input. 1 1 When data are input to terminals Do, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: 1 1 Image: State of the set of the shift clocks. Image: State of the shift clocks. Image: State of the shift clocks. 1 VCC, GNDL GNDR Power supply Logic operation power supply: GND: OV Voent 14-42V Voent Voent 10 10 VDDHL, VDDHR V2L, V2R Power supply Image: Voent Voent 14-42V Voent 10 Voent Voent 14-42V Voent 27/9Vo 29 Voent 27/9Vo 29 Voent 29/9Voent 2000 Voent 14-42V Voent 2000	D0~D7	Ι	Dis	Display data input terminals									8
EIO1 EIO2 I/O Enable I/O. Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L" automatically. 2 SHL I Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals Do, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) 1 SHL I Shift direction selection and EIO terminals Do, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) 1 SHL I Shift direction selection and EIO terminals D0, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) 1 SHL I Shift direction selection selection terminals D0, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: 1 VOL, VL, VL, VL, VL, VL, VL, VL, VL, VL, V	XSCL	Ι											1
EIO2 Setting to I or O is determined by the SHL input level. The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L" automatically. 1 SHL I Shift direction selection and EIO terminal I/O control signal input. When data are input to terminals Do, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) 1 Stripped to the probability of the	LP	Ι	For dat	[.] input a (fall	of the	e latch Ige tri	n pi gge	ulse si er)	ignals	of the	e displ	ay	1
Control signal input. When data are input to terminals Do, D1,D7 In the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows: F (First), L (Last) Image: Strain S	-	I/O	Set leve The bit	Setting to I or O is determined by the SHL input evel. The output is reset by the LP input and when 240 bit equivalent data are received, it falls to "L"								2	
H LOldOldOldElocH LO240O239O238O3O2O1EIO1EIO2LL0L1L2F5F6F7InputOutputHF7F6F5L2L1L0OutputInput(Note)The relations between the data and segment outputs are determined independent from the number of the shift clocks.1Vcc, GNDL GNDRPower supplyLogic operation power supply: GND: 0V Vcc: +3.3, +5V2VDDHL, VDDHR VDDHLCD drive power supplyVDH VDHGND: 0V VDH:14-42V VDDH2Vo2V227/9V0 2/9 Vo2V32V62GND10VDL, VOR V3L, V3R""VoV3L, V3R"Vo10DSPOFIFor forced bias fixed input. " U'' level output is forcefully made to V5 level. * When using this function, combined use with1	SHL	I	cor Wh in t L0,	control signal input. When data are input to terminals D0, D1,D7 in the order of F0, F1,F7 first, and in the order of L0, L1, outputs are as follows:								1	
$\frac{1}{L} \frac{1}{L0} \frac{1}{L1} \frac{1}{L2} \frac{1}{L2} \frac{1}{L2} \frac{1}{L1} \frac{1}{L0} \frac{1}{Uput} \frac{1}{Up$			н				utp					-	
HF7F6F5L2L1L0OutputInput(Note)The relations between the data and segment outputs are determined independent from the number of the shift clocks.(Note)The relations between the data and segment outputs are determined independent from the number of the shift clocks.FRIFor input of alternating current LCD drive signals.1Vcc, GNDL GNDRPower supplyLogic operation power supply: Vcc: +3.3, +5VGND: 0V2VDDHL, VDDHR VOL, VOR V2L, V2R V3L, V3RLCD drive power supply * *VDDH Vo V2GND: 0V VodH:14-42V VodH * V210VDDHL, VDDHR V3L, V3RPower supply*VodH * V3GND: 0V VodH:14-42V VodH * V310DSPOFIFor forced bias fixed input. * * When using this function, combined use with1									-	-			
Image: Note of the shift clocks.Image: Note of the shift clocks.Image: Note of the shift clocks.FRIFor input of alternating current LCD drive signals.1VCC, GNDL GNDRPower supplyLogic operation power supply: GND: 0V2VDDHL, VDDHRLCD drive power supplyVDDHGND: 0V VDDH:14-42V10VOL, VORPower supplyVDDHGND: 0V VDDH:14-42V10V2L, V2RPower supplyV_DGND: 0V VDDH:14-42V10V3L, V3RPower supplyV_DYou2/9 Vo2V32V52GNDV5L, V5RIFor forced bias fixed input. "L" level output is forcefully made to V5 level. * When using this function, combined use with1				-				-	-		· ·		
Vcc, GNDL GNDRPower supplyLogic operation power supply: GND: 0V Vcc: +3.3, +5V2VDDHL, VDDHR VDL, VOR V2L, V2RLCD drive power supplyVDDH VODHGND: 0V VDDH:14-42V VDDH 210VOL, VOR V2L, V2R V3L, V3RPower supplyLCD drive power supplyVDDH VDH 2GND: 0V VDDH:14-42V VDDH2V02V227/9V0 2/9 Vo2V32V52GND10V3L, V3R V5L, V5R"Vo"VoTSPOFIFor forced bias fixed input. "L" level output is forcefully made to V5 level. * When using this function, combined use with1				ote) T	he rela utputs	ations are de	teri	ween t mined	he data indepe	a and	segmei	nt	
GNDR supply VCC: +3.3, +5V VDDHL, VDDHR VDL,VOR V0L,VOR Power V2L, V2R Power V3L, V3R	FR	I	For	· input	of alt	ernati	ng	curre	nt LCI	D driv	e sign	als.	1
VOL,VOR Power " Vol V2L, V2R Power " Vol V3L, V3R " Vol 2/9 Vol V5L, V5R " Vol 1 DSPOF I For forced bias fixed input. "L" level output is forcefully made to V5 level. * When using this function, combined use with 1							er	supply	y: GN	ID: 0\	/		2
"L" level output is forcefully made to V5 level. * When using this function, combined use with	V0L,V0R V2L, V2R V3L, V3R			Image: Volume Volu V							10		
	DSPOF	I	"L" * W	level /hen u	outpu ising t	t is for this fu	ce nct	fully n ion, c				1	1

Total 268

5. FUNCTION OF EACH BLOCK

5-1 Enable shift resister

The enable shift register is a bidirectional shift register of which the shift direction is being selected by the SHL input and the shift register output is used to store data bus signals into the data register.

When the enable signal is in disabled state, the internal clock signal and the data bus are fixed to "L", thus going into a power saving mode.

When using multiple number of segment drivers, make cascade connection of EIO terminals of respective drivers to connect the EIO terminal of the top driver to "GND". (Refer to Clause 10. Connection examples)

Since the enable control circuit automatically senses completion of receiving 240 bit equivalent data to transfer the enable signal automatically, control signal of a separate control LSI is not needed.

5-2 Data register

This register works to make series or parallel conversion of data bus signals according to the enable shift register output. Consequently, the relations between the serial display data and segment outputs are determined independent from the number of the shift clock inputs.

5-3 Latch

It takes in the content of the data register at the falling edge trigger to transfer the output to the level shifter.

5-4 Level shifter

This is a level interface circuit to convert the voltage level of signals from the logic operation level to LCD drive level.


5-5 LCD driver

It outputs the LCD driving voltage.


Given below are the relations between data bus signals, alternating current signal FR levels and segment output voltages.

DSPOF	Data bus signals	FR	Voltage outputs of the driver
		н	Vo
	Н	L	V5
Н		Н	V2
	L	L	V3
L	-	-	V5


5-6 Timing diagram



In case of 1/240 Duty (an example)



 (1) ~ (n) stands for the cascade numbers of the driver.
 * When making high speed data transfer, it becomes necessary to secure a longer XSCL cycle when determining the LP pulse insertion timing in order to maintain the specified value of $LP \rightarrow XSCL (tLH).$




6. ABSOLUTE MAXIMUM RATINGS

Items	Codes	Ratings	Units
Supply voltage (1)	Vcc	-0.3 to +7.0	V
Supply voltage (2)	Vddh	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	–0.3 to VDDH + 0.3	V
Input voltage	Vi	-0.3 to Vcc + 0.3	V
Output voltage	Vo	-0.3 to Vcc + 0.3	V
EIO output current	l01	20	mA
Working temperature	Topr	-30 to +85	°C
Storage temperature	Tstg	–55 to +100	°C

(Note 1) All the voltage ratings are based on GND = 0V.

(Note 2) The storage temperature 1 is applicable to independent chips and the storage temperature 2 is applicable to the TCP modular state.

(Note 3) V_0 , V_2 , V_3 and V_5 should always be in the order of $V_{DDH} \ge V_2 \ge V_3 \ge V_5 \ge GND$.



(Note 4) If the logic operation power goes into a floating state or if VCC drops to 2.6V or below while the LCD driving power is being applied, the LSI may be damaged. Therefore, keep from occurrence of the aforementioned status. Specifically, pay close attention to the power supply sequence at times of turning the system power on and off.

7. ELECTRICAL CHARACTERISTICS


7-1 DC characteristics

	Unless of	therwise	e specified, $GND = 0V$, VCC = +5.0	$V \pm 10$	%, Ta	t = -30 to	0 85°C
Item	Symbol		Condition	Applicable pin	Min.	Тур.	Max.	Unit
Supply voltage (1)	Vcc		—	Vcc	2.7	—	5.5	V
Recommended working voltage	Vo		_	V0L,VDDHL	14.0	—	40.0	V
Workable voltage	Vo		Function only	V0R,VDDHL	8.0	—	42.0	V
Supply voltage (2)	V2	Re	ecommended value	V2L, V2R	7/9 Vo	—	Vo	V
Supply voltage (3)	V3	Re	ecommended value	V3L, V3R	GND	—	2/9 Vo	V
High level input voltage	Vін		VDD = 2.7 ~ 5.5V	EIO1,EIO2,FR	0.8Vcc	—	—	V
Low level input voltage	VIL		$VDD = 2.7 \sim 5.5V$	D0~D7,XSCL SHL,LP,DSPOF	_	_	0.2Vcc	V
High level output voltage	Vон	Vcc=	Іон = -0.6mA		Vcc-0.4	—	_	V
Low level output voltage	Vol	2.7~ 5.5V	IoL = 0.6mA	EIO1, EIO2	_	_	0.4	V
Input leak current	LI	GND≤	GND ≤ VIN ≤ Vcc C		_	—	2.0	μ/A
I/O leak current	Ili/o			EIO1, EIO2	—	—	5.0	μA
Static current	Ignd		V0 = 14.0~42.0V VIH = VCC, VIL=GND		_	—	25	μA
Output resistance		△VON V0 =+36.0V, 1/24		O1~O240		0.65	0.85	ΚΩ
		Recom- mended condition	Vo =+26.0V, 1/20		—	0.70	1.0	
In-chip deviation of output resistance	∆Rseg	∆Von=0 V0 = +3).5V 6.0V, 1/24	O1~O240	—	—	95	Ω
Mean working current consumption (1)	lcc	VIL = G fLP = 3	5.0V, VIH = Vcc ND, fXSCL = 5.38MHz 3.6kHz, fFR = 70Hz ata: Checkered indication,	Vcc	_	0.75	1.7	mA
			3.0V onditions are the same as then Vcc = 5V.		_	0.3	0.9	
Mean working current consumption (2)	lo	V2 = +2 Other c	0.0V $5.0V, V_3 = +4.0V$ $6.0V, V_5 = +0.0V$ onditions are the same as a the IDD column.	V0L, V0R	_	0.25	1.4	mA
Input terminal capacity	Сı	Freq. = Ta = 25 Indeper		D0~D7, LP, FR, <u>XSCL, SHL</u> , DSPOF	—	—	8	pF
I/O terminal capacity	Ci/o			EIO1, EIO2	_	_	15	pF

Unless otherwise specified, GND = 0V, $VCC = +5.0 V \pm 10\%$, $Ta = -30 \text{ to } 85^{\circ}C$


Working voltage range VCC - Vo

The V0 voltage should be set up within the VCC - V0 working voltage range given below.



7-2 AC CHARACTERISTICS

Input timing characteristics



Items	Symbol	Conditions	Min.	Max.	Units
XSCL cycle	tc	*3, *5	55		ns
XSCL high level pulse duration	tWCH	All timing	20	_	ns
XSCL low level pulse duration	tWCL	signals are	20	_	ns
Data setup time	tDS	based on 20%	10	_	ns
Data hold time	tDH	and 80% of Vcc.	10		ns
$XSCL \rightarrow LP$ rise time	tLD		0	_	ns
$LP \rightarrow XSCL$ fall time	tLH		35	_	ns
L B high lovel pulse duration	t	*1	40	—	ns
LP high level pulse duration	twlh	*2	35	_	ns
FR delay allowance	tDF		-300	+300	ns
EIO setup time	tsue		30		ns
Input signal variation time	tr, tf	*4	_	50	ns

	VCC = 2.7V to 4.5V, $Ta = -30$ to 85							
Items	Symbol	Conditions	Min.	Max.	Units			
XSCL cycle	tc	*3, *5	100	—	ns			
XSCL high level pulse duration	tWCH	All timing	35	_	ns			
XSCL low level pulse duration	tWCL	signals are	35		ns			
Data setup time	tDS	based on 20%	15	—	ns			
Data hold time	t DH	and 80% of Vcc.	10	—	ns			
$XSCL \rightarrow LP$ rise time	tLD		-10	—	ns			
$LP \rightarrow XSCL$ fall time	tLH		60		ns			
L B high lovel pulse duration	.	*1	75	—	ns			
LP high level pulse duration	twlh	*2	65	—	ns			
FR delay allowance	tDF		-300	+300	ns			
EIO setup time	tSUE		40	_	ns			
Input signal variation time	tr, tf	*4	—	50	ns			

Notes: *1 The "twLH" specifies the time when the LP is at "H" and, at the same time, when XSCL is at "L", when LP is being input while the XSCL is at "L".


* 2 The "twLH" (its definition is same as *1) when LP rises while XSCL is at "H".

* 3 High speed operation of the shift clocks (XSCL) should only be made under a condition of tr + tf \leq (tc - twcl. - twch).

* 4 When making high speed data transfer using continuous shift clocks, tr + tf of the LP signals should be upto (tc + twcH - tLD - twLH - tLH) at the maximum.

* 5 When "tc" is set to 60 nsec or less, "Ta" must be 55°C or less.

Output timing characteristics



 $VCC = +5.0V \pm 10\%$, V0 = +14.0 to +42.0V

Items	Symbol	Conditions	Min.	Max.	Units
EIO reset time	tER	C _L = 15 pF	_	120	ns
EIO output delay time	t DCL	(EIO)	—	55	ns
$LP \rightarrow SEG$ output delay time	tLSD	C _L = 100 pF		200	ns
$\ensuremath{FR}\xspace \to \ensuremath{SEG}\xspace$ output delay time	tFRSD	(O n)		400	ns

Items	Symbol	Conditions	Min.	Max.	Units			
EIO reset time	tER	C _L = 15 pF	_	240	ns			
EIO output delay time	t DCL	(EIO)	—	85	ns			
$\text{LP} \rightarrow \text{SEG}$ output delay time	tLSD	C _L = 100 pF		400	ns			
$\ensuremath{FR}\xspace \to \ensuremath{SEG}\xspace$ output delay time	tFRSD	(O n)		800	ns			

VCC = +2.7V to 4.5V, V0 = +14.0 to +28.0V

8. LCD DRIVING POWER SUPPLY

8-1 Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between V0 - GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential level V5 and GND are separated and independent terminals are used.

However, since the efficacy of the LCD driving output driver deteriorates when the potential of V5 goes up beyond the GND potential to enlarge the potential difference, always keep the potential difference of V5 - Vss at 0V to 2.5V.

When a resistance exists in series in the power supply line of V0 (GND), Io at signal changes causes voltage drop at V0 (GND) of the supply terminals of the LSI disabling it to maintain the relations of the LCD with intermediate potentials of (VDDH \geq V0 \geq V2 \geq V3 \geq V5 \geq GND), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using an appropriate capacitance.

8-2 Precautions when turning the power on and off

Since the LCD drive voltage of these LSIs is comparatively high, if a high voltage of 30V or more is applied to the LCD drive circuit with the logic operation power made floating or with the VCC lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuits is stabilized, excess current flows through to possibly lead to breakdown or to destroy the LSI.

It is therefore suggested to maintain the potential of the LCD drive output to V5 level until the LCD drive circuit voltage is stabilized, using the display off function (DSPOF).


Maintain the following sequences when turning the power on and off:

When turning the power on: Turn on the logic operation power \rightarrow turn on the LCD drive power or turn them on simultaneously.

When turning the power off: Turn off the LCD drive power \rightarrow turn off the logic operation power or turn them off simultaneously.

For protection against excess current, insert a quick melting fuse in series in the LCD drive power line. When using a protective resistor, select the optimum resistance value depending on the capacitance of the LCD cells.


9. A CONNECTION EXAMPLE Block diagram of a large-plane LCD




For reference

10. SED1752T TCP PIN ARRANGEMENT EXAMPLE

Remark: This drawing is not meant to determine the contour of the TCP.




11. DIMENSIONAL OUTLINE DRAWING SED1752T0A



Unit: mm

SED1752 Series

SED1752T0B



Unit: mm