


7. SED1753 LCD Driver



Contents

| | |
|--------------------------------|------|
| FEATURES | 7-1 |
| BLOCK DIAGRAM | 7-1 |
| BLOCK FUNCTIONS | 7-2 |
| BUMP LAYOUT | 7-3 |
| BUMP CENTER COODINATE | 7-4 |
| PIN DESCRIPTION | 7-5 |
| ABSOLUTE MAXIMUM RATING | 7-6 |
| ELECTRIC CHARACTERISTICS | 7-7 |
| LCD DRIVE POWER SUPPLY | 7-11 |
| SAMPLE CIRCUIT | 7-12 |
| TCP | 7-14 |

SED1753


The SED1753 is a 120-output low output resistance-common (low) driver most suited to drive the extra large-capacity dot matrix liquid crystal panel. It is used paired with the SED1752 and DES1758. It ensures high-resolution thanks to the wide LCD drive voltage range.

This driver can be employed in a wide range of applications for the long type chip layout suited for smaller LCD panels. It promises the highest driver efficiency for panels with 1/240, 1/300 and 1/480 duty thanks to bidirectional driver output sequences, higher tension resistance than current models and 60 × 2 pairs of low output impedance LCD output.

FEATURES

- 120 LCD drive outputs (60 × 2 structure)
- Common output ON resistance: 0.3KΩ (Typ.)
- Applicable for high duty : 1/480 (Reference)
- Pin selectable output shift direction
- Non-bias display off function
- Long-sideways chip
- LCD power offset bias adjustable corresponding to VDDH and GND levels
- Wide LCD drive voltage range: 8V to 42V
- Logic system power supply: 2.7 to 5.5V
- Package: TCP
- This IC is not designed for radiation protection

BLOCK DIAGRAM



BLOCK FUNCTIONS

Shift register

Bidirectional shift register for common data transfer. It has 60×2 bit structure, and allows selection between 60×2 bit and 120 bit depending on state of SEL.

When 60×2 bit structure is selected, input to the succeeding 60 bit shift register is DI3.

Level shifter


Voltage level interface circuit for converting voltage level of a signal from logic system level to LCD drive level.

LCD driver

Outputs LCD drive voltage. The following table shows the relation between display blanking signal \overline{DSPOF} , shift register contents, frame signal FR and common output voltage.


| \overline{DSPOF} | Shift register contents | FR | On output voltage | |
|--------------------|-------------------------|----|-------------------|-----------|
| | | | | |
| H | H | H | V_5 | On level |
| | | L | V_0 | |
| | L | H | V_1 | Off level |
| | | L | V_4 | |
| L | — | — | V_5 | — |

Timing diagram



SED1753

BUMP LAYOUT



Chip size 9.41 mm × 2.23 mm
 Pad pitch 83.6 μm
 Chip thickness 625 μm × 25 μm

1) Au bump specification (SED1753D0B) (For reference)

Au vertical bump

| | Scribe horizontal | × | Scribe vertical | ± | tolerance | |
|----------------|-------------------|---|-----------------|---|-----------|--------------------------------|
| Bump size A | 75.1 μm | × | 79.8 μm | ± | 4 μm | (Pad No. 1 to 22, 147, 148) |
| Bump size B | 74.1 μm | × | 74.1 μm | ± | 4 μm | (Pad No. 23 to 30, 139 to 146) |
| Bump size C | 65.6 μm | × | 80.8 μm | ± | 4 μm | (Pad No. 31 to 35, 134 to 138) |
| Bump size D | 54.2 μm | × | 80.8 μm | ± | 4 μm | (Pad No. 36 to 84, 86 to 133) |
| Bump size E | 98.8 μm | × | 80.8 μm | ± | 4 μm | (Pad No. 85) |
| Bump thickness | 17 to 28 μm | | | | | |

BUMP CENTER COORDINATE

| PAD No. | PIN Name | X | Y | PAD No. | PIN Name | X | Y | PAD No. | PIN Name | X | Y |
|---------|----------|-------|------|---------|----------|-------|-----|---------|----------|-------|------|
| 1 | Dummy | -4536 | -940 | 63 | O82 | 1820 | 959 | 125 | O20 | -3408 | 959 |
| 2 | V1L | -4393 | -940 | 64 | O81 | 1736 | 959 | 126 | O19 | -3492 | 959 |
| 3 | V4L | -4236 | -909 | 65 | O80 | 1653 | 959 | 127 | O18 | -3575 | 959 |
| 4 | V5L | -3899 | -940 | 66 | O79 | 1569 | 959 | 128 | O17 | -3659 | 959 |
| 5 | Dummy | -3748 | -940 | 67 | O78 | 1485 | 959 | 129 | O16 | -3743 | 959 |
| 6 | GND | -2992 | -957 | 68 | O77 | 1402 | 959 | 130 | O15 | -3826 | 959 |
| 7 | DI01 | -2144 | -952 | 69 | O76 | 1318 | 959 | 131 | O14 | -3910 | 959 |
| 8 | FR | -1349 | -952 | 70 | O75 | 1235 | 959 | 132 | O13 | -3993 | 959 |
| 9 | DSP0F | -573 | -952 | 71 | O74 | 1151 | 959 | 133 | O12 | -4077 | 959 |
| 10 | SHL | -13 | -952 | 72 | O73 | 1067 | 959 | 134 | O11 | -4166 | 959 |
| 11 | SEL | 652 | -952 | 73 | O72 | 984 | 959 | 135 | O10 | -4261 | 959 |
| 12 | DI3 | 1010 | -952 | 74 | O71 | 900 | 959 | 136 | O9 | -4356 | 959 |
| 13 | YSCL | 2077 | -952 | 75 | O70 | 817 | 959 | 137 | O8 | -4451 | 959 |
| 14 | DI02 | 2636 | -952 | 76 | O69 | 733 | 959 | 138 | *2 | -4546 | 959 |
| 15 | VCC | 3560 | -952 | 77 | O68 | 649 | 959 | 139 | O7 | -4542 | 689 |
| 16 | Dummy | 3729 | -952 | 78 | O67 | 566 | 959 | 140 | O6 | -4542 | 566 |
| 17 | V5R | 3899 | -952 | 79 | O66 | 482 | 959 | 141 | O5 | -4542 | 442 |
| 18 | V4R | 4236 | -909 | 80 | O65 | 399 | 959 | 142 | O4 | -4542 | 319 |
| 19 | V1R | 4392 | -940 | 81 | O64 | 315 | 959 | 143 | O3 | -4542 | 195 |
| 20 | *1 | 4535 | -940 | 82 | O63 | 231 | 959 | 144 | O2 | -4542 | 72 |
| 21 | V0R | 4524 | -477 | 83 | O62 | 148 | 959 | 145 | O1 | -4542 | -52 |
| 22 | VDDHR | 4524 | -324 | 84 | O61 | 64 | 959 | 146 | Dummy | -4542 | -175 |
| 23 | Dummy | 4542 | -175 | 85 | O60 | -42 | 959 | 147 | VDDHL | -4545 | -324 |
| 24 | O120 | 4542 | -52 | 86 | O59 | -148 | 959 | 148 | V0L | -4545 | -477 |
| 25 | O119 | 4542 | 72 | 87 | O58 | -231 | 959 | | | | |
| 26 | O118 | 4542 | 195 | 88 | O57 | -315 | 959 | | | | |
| 27 | O117 | 4542 | 319 | 89 | O56 | -399 | 959 | | | | |
| 28 | O116 | 4542 | 442 | 90 | O55 | -482 | 959 | | | | |
| 29 | O115 | 4542 | 566 | 91 | O54 | -566 | 959 | | | | |
| 30 | O114 | 4542 | 689 | 92 | O53 | -649 | 959 | | | | |
| 31 | *2 | 4546 | 959 | 93 | O52 | -733 | 959 | | | | |
| 32 | O113 | 4451 | 959 | 94 | O51 | -817 | 959 | | | | |
| 33 | O112 | 4356 | 959 | 95 | O50 | -900 | 959 | | | | |
| 34 | O111 | 4261 | 959 | 96 | O49 | -984 | 959 | | | | |
| 35 | O110 | 4166 | 959 | 97 | O48 | -1067 | 959 | | | | |
| 36 | O109 | 4077 | 959 | 98 | O47 | -1151 | 959 | | | | |
| 37 | O108 | 3993 | 959 | 99 | O46 | -1235 | 959 | | | | |
| 38 | O107 | 3910 | 959 | 100 | O45 | -1318 | 959 | | | | |
| 39 | O106 | 3826 | 959 | 101 | O44 | -1402 | 959 | | | | |
| 40 | O105 | 3743 | 959 | 102 | O43 | -1485 | 959 | | | | |
| 41 | O104 | 3659 | 959 | 103 | O42 | -1569 | 959 | | | | |
| 42 | O103 | 3575 | 959 | 104 | O41 | -1653 | 959 | | | | |
| 43 | O102 | 3492 | 959 | 105 | O40 | -1736 | 959 | | | | |
| 44 | O101 | 3408 | 959 | 106 | O39 | -1820 | 959 | | | | |
| 45 | O100 | 3325 | 959 | 107 | O38 | -1903 | 959 | | | | |
| 46 | O99 | 3241 | 959 | 108 | O37 | -1987 | 959 | | | | |
| 47 | O98 | 3157 | 959 | 109 | O36 | -2071 | 959 | | | | |
| 48 | O97 | 3074 | 959 | 110 | O35 | -2154 | 959 | | | | |
| 49 | O96 | 2990 | 959 | 111 | O34 | -2238 | 959 | | | | |
| 50 | O95 | 2907 | 959 | 112 | O33 | -2321 | 959 | | | | |
| 51 | O94 | 2823 | 959 | 113 | O32 | -2405 | 959 | | | | |
| 52 | O93 | 2739 | 959 | 114 | O31 | -2489 | 959 | | | | |
| 53 | O92 | 2656 | 959 | 115 | O30 | -2572 | 959 | | | | |
| 54 | O91 | 2572 | 959 | 116 | O29 | -2656 | 959 | | | | |
| 55 | O90 | 2489 | 959 | 117 | O28 | -2739 | 959 | | | | |
| 56 | O89 | 2405 | 959 | 118 | O27 | -2823 | 959 | | | | |
| 57 | O88 | 2321 | 959 | 119 | O26 | -2907 | 959 | | | | |
| 58 | O87 | 2238 | 959 | 120 | O25 | -2990 | 959 | | | | |
| 59 | O86 | 2154 | 959 | 121 | O24 | -3074 | 959 | | | | |
| 60 | O85 | 2071 | 959 | 122 | O23 | -3157 | 959 | | | | |
| 61 | O84 | 1987 | 959 | 123 | O22 | -3241 | 959 | | | | |
| 62 | O83 | 1903 | 959 | 124 | O21 | -3325 | 959 | | | | |

*1: Do not connect with other terminals as the setting is GND level.

*2: Do not connect with other terminals as the setting is VDDH level.

PIN DESCRIPTION

| Pin name | I/O | Description | Numbers of pins | | | | | | | | | | | | |
|---|--------------------------|--|-----------------|--------------------------|------|------|---|-----------------|-------|--------|---|-----------------|--------|-------|---|
| O1 to O120 | O | LCD drive common (low) output. The output changes at the YSCL falling edge. | 120 | | | | | | | | | | | | |
| DIO1, DIO2 | I/O | 60 × 2 bit bidirectional shift register scan pulse. The pin is set to input or output depending on the SHL input. The output changes at the YSCL falling edge. | 2 | | | | | | | | | | | | |
| DI3 | I | Scan pulse input pin for 60 × 2 bit structure. DI3 is connected to GND when SEL is at low-level. | 1 | | | | | | | | | | | | |
| SEL | I | Selective input of the bidirectional shift register operation modes. H: 60 × 2 (DI3 input). L: 120. | 1 | | | | | | | | | | | | |
| YSCL | I | Serial data shift clock input. It shifts scan data at the falling edge. | 1 | | | | | | | | | | | | |
| SHL | I | Shift direction selection and DIO pin I/O control signal input. <table border="1" style="margin: 5px auto;"> <thead> <tr> <th>SHL</th> <th>O output shift direction</th> <th>DIO1</th> <th>DIO2</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>1 → 60 61 → 120</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>120 → 61 60 → 1</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> | SHL | O output shift direction | DIO1 | DIO2 | H | 1 → 60 61 → 120 | Input | Output | L | 120 → 61 60 → 1 | Output | Input | 1 |
| SHL | O output shift direction | DIO1 | DIO2 | | | | | | | | | | | | |
| H | 1 → 60 61 → 120 | Input | Output | | | | | | | | | | | | |
| L | 120 → 61 60 → 1 | Output | Input | | | | | | | | | | | | |
| $\overline{\text{DSPOF}}$ | I | Liquid crystal display blanking control signal input. Entering "L" causes all common outputs to go V5 level. | 1 | | | | | | | | | | | | |
| FR | I | LCD drive output frame signal input. | 1 | | | | | | | | | | | | |
| GND, Vcc | Power | Logic operation power. GND: 0V Vcc: +2.7V to 5.5V | 2 | | | | | | | | | | | | |
| V0L, V1L, V4L V5L, VDDH V0R, V1R, V4R V5R, VDDHR | Power | LCD drive power. ^{*1} GND: 0V VDDH: 8V to 42V VDDH ≥ V0 ≥ V1 ≥ 8/9VDDH 1/9VDDH ≥ V4 ≥ V5 ≥ GND | 10 | | | | | | | | | | | | |
| Total | | | 140 | | | | | | | | | | | | |


*1: Each pair of VDDH and V0 to V5 must be connected to the LCD drive power supply.
The above LCD drive power voltage range indicates the recommended value.

ABSOLUTE MAXIMUM RATING

| Items | Codes | Ratings | Units |
|---------------------------------|----------------|-------------------------|-------|
| Supply voltage (1) | VCC | -0.3 to +7.0 | V |
| Supply voltage (2) | VDDH | -0.3 to +45.0 | V |
| Supply voltage (3) | V0, V1, V4, V5 | GND - 0.3 to VDDH + 0.3 | V |
| Input voltage | VI | GND - 0.3 to VCC + 0.3 | V |
| Output voltage | VO | GND - 0.3 to VCC + 0.3 | V |
| DIO output current | Io | 20 | mA |
| Operating temperature | Topr | -40 to +85 | °C |
| Chip storage temperature | Tstg1 | -65 to +150 | °C |
| TCP product storage temperature | Tstg2 | -55 to +125 | °C |

Note 1: ALL stated voltages assume GND = 0V.

Note 2: V0, V1, V4 and V5 voltages shall always satisfy the condition of $V_{DDH} \geq V_0 \geq V_1 \geq V_4 \geq V_5 \geq \text{GND}$.



Note 3: Do not allow the logic power goes floating state or drop below VCC = 2.6V while applying the LCD drive power. Otherwise, the LSI could be permanently damaged. Special care is needed for the system power on or off sequences.

ELECTRIC CHARACTERISTICS

DC Characteristics


Except where otherwise specified,
GND = V₅ = 0V, V_{CC} = 5.0V±10%, T_a = -40 to 85°C are assumed.

| Items | Codes | Conditions | | Applicable pins | Min. | Typ. | Max. | Units |
|-------------------------------|-------------------|---|------------------------------------|--|-----------------------|------|----------------------|-------|
| Supply voltage (1) | V _{CC} | — | | V _{CC} | 2.7 | 5.0 | 5.5 | V |
| Recommended operating voltage | V _{DDH} | V _{CC} = 2.7 to 5.5V | | V _{DDHL} , V _{DDHL} V _{OL} , V _{OR} | 14.0 | — | 40.0 | V |
| Operatable voltage | V _{DDH} | Function | | | 8.0 | — | 42.0 | V |
| Supply voltage (2) | V ₁ | Recommended value | | V _{1L} , V _{1R} | 8/9•V _{DDH} | — | V _{DDH} | V |
| Supply voltage (3) | V ₄ | Recommended value | | V _{4L} , V _{4R} | GND | — | 1/9•V _{DDH} | V |
| High-level input voltage | V _{IH} | V _{CC} = 2.7 to 5.5V | | DIO1, DIO2, FR, YSCL, SHL, DI3 DSPOF, SEL | 0.8•V _{CC} | — | — | V |
| Low-level input voltage | V _{IL} | | | | — | — | 0.2•V _{CC} | V |
| High-level output voltage | V _{OH} | V _{CC} = 2.7 to 5.5V | I _{OH} = -0.3mA | DIO1, DIO2 | V _{CC} - 0.4 | — | — | V |
| Low-level output voltage | V _{OL} | | I _{OL} = 0.3mA | | — | — | GND + 0.4 | V |
| Input leak current | I _{LI} | GND ≤ V _{IN} ≤ V _{CC} | | YSCL, SHL, DI3, DSPOF, FR, SEL | — | — | 2.0 | μA |
| I/O current | I _{LI/O} | GND ≤ V _{IN} ≤ V _{CC} | | DIO1, DIO2 | — | — | 5.0 | μA |
| Rest current | I _{GND} | V _{DDH} = 14.0 to 42.0V V _{IH} = V _{CC} , V _{IL} = GND | | GND | — | — | 25 | μA |
| Output resistance | R _{COM} | ΔV _{ON} = 0.5V T _a = 25°C | V _{DDH} = +36.0V, 1/24 | O1 to O120 | — | 0.29 | 0.48 | KΩ |
| | | | V _{DDH} = +26.0V, 1/20 | | — | 0.3 | 0.5 | |
| In-chip deviation | ΔR _{COM} | V _{DDH} = +36.0V, 1/24 bias | | | — | — | 50 | Ω |
| Mean operating current (1) | I _{CC} | V _{CC} = +5.0V, V _{IH} = V _{CC} V _{IL} = GND, f _{YSCL} = 33.6KHz f _{FR} = 70Hz, input data: 1/480 T _a = 25°C, no load | | V _{CC} | — | 13 | 26 | μA |
| | | V _{CC} = 3.0V Other conditions are the same as when V _{CC} = 5.0V. | | | — | 8 | 18 | |
| Mean operating current (2) | I _{DDH} | V _{DDH} = V ₀ = 30.0V, V ₁ = 28.0V V ₄ = 2.0V, V ₅ = 0.0V, V _{CC} = 5.0V Other conditions are the same as those in the I _{CC} column. | | V _{DDHL} V _{DDHR} | — | 8 | 20 | μA |
| Input terminal capacity | C _I | Freq. = 1MHz T _a = 25°C Independent chips | | YSCL, SHL, DSPOF, FR, DI3, SEL | — | — | 8 | pF |
| I/O terminal capacity | C _{I/O} | | | DIO1, DIO2 | — | — | 15 | pF |

SED1753


Operating voltage range VCC–VDDH

The VDDH voltage must be selected within the following VCC and VDDH operating voltage range.



AC Characteristics

Input timing characteristics



($V_{CC} = +5.0V \pm 10\%$, $T_a = -40$ to $+85^\circ C$)

| Items | Codes | Conditions | Min. | Max. | Units |
|-----------------------------|------------|------------|------|------|-------|
| YSCL cycle | t_{CCL} | — | 400 | — | ns |
| YSCL high-level pulse width | t_{wCLH} | — | 60 | — | ns |
| YSCL low-level pulse width | t_{wCLL} | — | 330 | — | ns |
| Data setup time | t_{DS} | — | 50 | — | ns |
| Data hold time | t_{DH} | — | 40 | — | ns |
| Input signal rise time | t_r | — | — | 50 | ns |
| Input signal fall time | t_f | — | — | 50 | ns |


($V_{CC} = 2.7V$ to $4.5V$, $T_a = -40$ to $+85^\circ C$)

| Items | Codes | Conditions | Min. | Max. | Units |
|-----------------------------|------------|------------|------|------|-------|
| YSCL cycle | t_{CCL} | — | 800 | — | ns |
| YSCL high-level pulse width | t_{wCLH} | — | 80 | — | ns |
| YSCL low-level pulse width | t_{wCLL} | — | 660 | — | ns |
| Data setup time | t_{DS} | — | 90 | — | ns |
| Data hold time | t_{DH} | — | 70 | — | ns |
| Input signal rise time | t_r | — | — | 50 | ns |
| Input signal fall time | t_f | — | — | 50 | ns |

*1: t_{DFR} : FR signal transition point and LP signal falling timing must be basically selected within the range in which normal On output waveform is produced at 0ns.

SED1753

Output timing characteristics



($V_{CC} = 5.0V \pm 10\%$, $V_{DDH} = 14.0$ to $42.0V$, $T_a = -40$ to $+85^\circ C$)

| Items | Symbols | Conditions | Min. | Max. | Units |
|--|---------------|--------------|------|------|-------|
| YSCL falling edge → DIO delay time | t_{pdDOCL} | $CL = 15pF$ | — | 100 | ns |
| YSCL falling edge → On output delay time | t_{pdCCL} | $CL = 100pF$ | — | 200 | ns |
| DSPOF → On output delay time | $t_{pdCDOFF}$ | | — | 300 | ns |
| FR → On output delay time | t_{pdCFR} | | — | 300 | ns |

($V_{CC} = 2.7V$ to $4.5V$, $V_{DDH} = 14.0$ to $28.0V$, $T_a = -40$ to $+85^\circ C$)

| Items | Symbols | Conditions | Min. | Max. | Units |
|--|---------------|--------------|------|------|-------|
| YSCL falling edge → DIO delay time | t_{pdDOCL} | $CL = 15pF$ | — | 200 | ns |
| YSCL falling edge → On output delay time | t_{pdCCL} | $CL = 100pF$ | — | 400 | ns |
| DSPOF → On output delay time | $t_{pdCDOFF}$ | | — | 600 | ns |
| FR → On output delay time | t_{pdCFR} | | — | 600 | ns |

LCD DRIVE POWER SUPPLY

Setting up respective voltage levels

When setting up respective voltage levels for LCD drive, it is the best way to resistively divide the potential between VDDH–GND to drive the LCD by means of voltage follower using an operation amplifier.

In consideration of the case of using an operation amplifier, the LCD driving minimum potential V0 and VDDH are separated and independent terminals are used. Likewise, the LCD driving minimum potential V5 and GND are separated and independent terminals are used.

Normally, V0–VDDH and V5–GND are connected respectively, and V1 and V4 are driven by means of voltage follower. When driving V0 by means of voltage follower, the potential difference between VDDH–V0 must be kept at 0V to 2.5V since efficacy of the LCD driving output driver deteriorates if V0 potential goes beyond VDDH.

When resistance exists in series in the power supply lines of GND and VDDH, IDDH at signal change causes voltage drop at GND and VDDH of the supply terminals of the LSI disabling them to maintain current relations with the LCD intermediate potentials of ($VDDH \geq V0 \geq V1 \geq V4 \geq V5 \geq GND$), thus leading to breakdown or destruction of the LSI.

When using a protective resistor, do not fail to stabilize the voltage using appropriate capacitance.

On stabilizing the voltage

For preventing an adverse effect due to noise introduced by the supply signal lines on the mounting board, it is recommended to insert bias capacitors, as needed, between power supplies (GND–VCC and GND–VDDH) to stabilize voltage.

Precautions for turning power on or off

Since the LCD drive voltage of these LSIs is high, it can be permanently damaged by excess current if high voltage is applied to the LCD drive circuit with the logic operation power being made floating or the Vccs lowered to 2.6V or less, or when LCD drive signals are output before applied voltage to the LCD drive circuit is stabilized. It is, therefore, suggested to maintain potential of the LCD drive output to V5 level until the LCD drive circuit voltage is stabilized, using the display off function (DSPOF).


Maintain the following sequences when turning power on or off.

When turning power on:

Turn on the logic operation power →
turn on the LCD drive power or turn them on simultaneously.


When turning power off:

Turn off the LCD drive power →
turn off the logic operation power or turn them off simultaneously.




SED1753

SAMPLE CIRCUIT



Sample LCD Power Supply Circuit




- Smoothing capacitance must be added to the LCD drive power supplies (V0–V5) at an appropriate location on the LCD module.
 - V0, V1, V4 and V5 supply power to the SED1753 V0, V2, V3 and V5 supply power to the SED1752.
 - Supplies logic operation voltage to respective ICs.
 - For suppressing noise, bias capacitor must be added to an appropriate location between GND–VCC and GND–VDDH to stabilize the supply voltage.
- The high tension resistant supply (GNDR and GNDL) line must be separated from the logic operation supply (GND) line.

TCP

A Sample SED1753T TCP Pin Layout


Note: This drawing is not meant to determine contour of the TCP.



SED1753

DIMENSIONAL OUTLINE DRAWING SED1753T0A

For reference



Unit: mm