# **EPSON**

# **CARD-486HB/HBL** Hardware Manual



# NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

©Seiko Epson Corporation 1997 All rights reserved.

IBM, PC/AT, Monochrome and VGA are registered trademarks of International Business Machines Corporation. All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

# **Table of Contents**

1.	BAS	SIC SPECIFICATIONS	1
2.	PHY	YSICAL SPECIFICATIONS	4
	2.1	Dimensions	
	2.2	Weight	
	2.2	Installation Method	
3.	PIN	CONFIGURATION	5
4.	PIN	FUNCTIONS	7
	4.1	ISA Bus	7
	4.2	LCD Interfaces	
	4.3	CRT Interfaces	
	4.4	IDE Interfaces	
	4.5	FDD Interfaces	
	4.6	Keyboard Interfaces	
	4.7	Mouse Interfaces	
	4.7	Parallel Interfaces	
	4.9	Serial Interfaces	
		) Power Management	
		ROM Update Interfaces	
		2 Speaker Interfaces	
	4.13	B Power Supply	12
5.	DE	<b>FAILED DESCRIPTION OF FUNCTIONS</b>	13
	5.1	System Overview	13
		5.1.1 Memory map	
		5.1.2 DMA controllers	
		5.1.3 System interrupts and interrupt controller	
		5.1.4 Timer counter	
		<ul><li>5.1.5 Real-time clock and CMOS RAM</li><li>5.1.6 I/O MAP</li></ul>	
	5.2	ISA Bus Interface	
	5.2	5.2.1 ISA Bus signals	
		5.2.2 ISA bus signals	
		5.2.3 Memory read cycles	
		5.2.4 Memory write cycles	
		5.2.5 I/O read cycles	
		5.2.6 I/O write cycles	
		5.2.7 DMA cycles	
		5.2.8 External bus master cycles	
		5.2.9 Refresh cycles	
	5.3	Hard Disk Bus Interface	
		5.3.1 Features of the hard disk interface	
		<ul><li>5.3.2 Hard disk interface signals</li><li>5.3.3 Hard disk bus cycles</li></ul>	
		5.3.4 Hard disk hardware options	
		c.c. i ind disk hurd white options	

	5.4	Serial Port Interface	
		5.4.1 Serial port interface signals	
		5.4.2 Serial port functions	.42
		<ul><li>5.4.3 Serial port buffers</li><li>5.4.4 Infrared Communications</li></ul>	.44
	5.5	Parallel Port Interface	
		<ul><li>5.5.1 Parallel port signals</li><li>5.5.2 Parallel port functions</li></ul>	
		<ul><li>5.5.2 Parallel port functions</li><li>5.5.3 High-speed parallel mode functions</li></ul>	
		5.5.4 Parallel port buffring	
		5.5.5 Pin configuration	
	5.6	Power Management	
	5.0	5.6.1 Power management signals	
		5.6.2 Suspend and Resume Control	
	5.7	Keyboard Controller	
	5.7	5.7.1 Signals concerning the keyboard controller	53
		5.7.2 Explanation of registers and commands	.53
		5.7.3 Keyboard and mouse interfaces	
	5.8	VGA Controller	
	0.10	5.8.1 CRT and LCD interface signals	
		5.8.2 Video modes	
		5.8.3 Panel interface	
	5.9	Floppy Disk Controller	.61
		5.9.1 Floppy disk control signals	
		5.9.2 Floppy disk interface	
	5.10	RTC and CMOS RAM Interface	.63
		5.10.1 Description of Registers	.63
		5.10.2 VBK	
6.	ENV	IRONMENTAL CONDITIONS	
	6.1	Operating temperature (operating)	.65
	6.2	Humidity	
	6.3	WITHSTANDING ELECTROSTATIC DISCHARGE	.65
7.	MF	CHANICAL CHARACTERISTICS	
1.	7.1	Insertion/Removal Force	
	7.2	Bending	
	7.3	Dropping	
	7.4	Twisting	
	7.5	Operating Vibration	
	7.6	Insertion/Removal	.66
	7.7	Load	.66
8.	Max	imum Ratings	67
9.	DC	CHARACTERISTICS (Recommended and Nominal)	68
10.	AC	CHARACTERISTICS (recommended and reference values)	.80

# 1. BASIC SPECIFICATIONS

The SCE86436/SCE86406 Series (Card-486HB/486HBL) Card PCs have an ISA architecture card-sized main board. The basic configuration is described below. The CARD-486HB Card PC includes all of the functions listed below. The CARD-486HBL is a version of the CARD-486HB that does not include the video and FDC functions.

# CPU

Intel 486SXSF 16MHz/33MHz (Intel)

# I/O block

SPC8210	(Seiko-Epson)
SPC8221	(Seiko-Epson)
Interrupt controller	$(82C59A$ -equivalent $\times 2)$
Programmable timer	$(82C54$ -equivalent $\times 2)$
DMA controller	$(82C37A$ -equivalent $\times 2)$
Memory mapper	(74LS612-equivalent)
Parallel I/O port	
Serial I/O port	$(16550$ -equivalent $\times 2)$
Real-time clock	(146818-equivalent)
IDE interface	
<ul> <li>Supports laro</li> </ul>	a capacity IDE HDD (8 4GB)

• Supports large-capacity IDE HDD (8.4GB)

# Memory

•	DRAM	1MB/4MB
٠	DRAM	1MB/4MB

• Flash ROM (for BIOS) 256K

# **Keyboard interface**

8042 software emulation

- PS/2-style keyboard
- PS/2-style mouse

## Video (This function is not included in the CARD-486HBL.)

SPC8110

#### (Seiko-Epson)

- CRT  $(800 \times 600)$
- STN mono/color (Single/Dual Panel) (800 × 600)
- TFT color  $(800 \times 600)$
- VRAM: 512K

### FDC (This function is not included in the CARD-486HBL.)

- SPC2052
- (Seiko-Epson)
- $\mu$ PD765-equivalent
- Support for two drives
- Transfer speeds: 250kbps, 300kbps, 500kbps

# **CARD486HB** Product List

Model No	CPU Clock	RAM
SCE8643600	16 MHz	1MB
SCE8643603	16 MHz	4MB
SCE8643605	33 MHz	4MB

# **CARD486HBL Product List**

Model No	CPU Clock	RAM
SCE8640600	16 MHz	1MB
SCE8640603	16 MHz	4MB





Figure 1.1 Block Diagram

# 2. PHYSICAL SPECIFICATIONS

# 2.1 Dimensions

 $85.6mm \times 54.0mm \times 5.5mm$ 



# 2.2 Weight

About 38g

### 2.3 Installation Method

The SEK6669P01 (without ejector) and SEK6669P02 (with ejector) card-accepting connectors can be used. The board on which the accepting connectors are to be mounted must be no more than 1.6mm thick. The accepting connectors should be held in place with screws. (Screw:  $M2.5 \times 8$  with hex nut)

# CAUTION

During and just after use, the Card PC can get hot enough to burn you, so please observe the following precautions carefully:

- Make sure to advise anyone who could touch the Card PC, such as a service technician, that it gets very hot.
- If necessary to protect users, attach a notice about high temperature on the visible part of the Card PC.
- If necessary to protect users, make a cover to prevent anyone from touching the Card PC.

# 3. PIN CONFIGURATION CARD-486HB Pin Configuration

1 GND	119	GND	4	1 COMACTS#	159	COMARXD	8	1 SA15	199	SCLK
2 GND		GND		2 COMARTS#		COMATXD	_	2 VCC3		VCC3
3 EXDOTCLK	121	FPDOTCLK	4	3 COMADSR#	161	COMADCD#	8	3 VCC3	201	VCC3
4 LD6	122	LD7	4	4 IRRX	162	IRTX	8	4 VCC5	202	VCC5
5 LD4	123	LD5	4	5 LPTSTROBE#	163	LPTAFD#	8	5 VCC5	203	VCC5
6 LD2	124	LD3	4	6 LPTD0	164	LPTERROR#	8	6 SA14	204	IRQ7
7 LD0	125	LD1	4	7 LPTACK#	165	LPTBUSY	8	7 SA13	205	IRQ6
8 FPVTIM	126	FPHTIM	4	8 LPTPE	166	LPTSLCT	8	8 SA12	206	IRQ5
9 FPAC	127	LD8	4	9 LPTD1	167	LPTINIT#	8	9 SA11	207	IRQ4
10 FPVCCON	128	FPVEEON	5	0 LPTD2	168	LPTSLCTIN#	9	0 SA10	208	IRQ3
11 LD9	129	BLANK#	5	1 LPTD3	169	LPTD4	9	1 SA9	209	DACK2#
12 LD11	130	LD10	5	2 LPTD5	170	LPTD6	9	2 SA8	210	TC
13 LD13	131	LD12	5	3 LPTD7	171	LPTDIR	9	3 SA7	211	BALE
14 LD15	132	LD14	54	4 HDIR	172	HD7	9	4 SA6	212	OSC
15 BLUE	133	BRTN	5	5 HDENL#	173	HDENH#	9	5 SA5	213	MEMCS16#
16 GREEN	134	GRTN	5	6 HDCS0#	174	HDCS1#	9	6 SA4	214	IOCS16#
17 RED	135	RRTN	5	7 SUSSTAT#	175	VBK	9	7 SA3	215	IRQ10
18 VSYNC	136	HSYNC	5	8 BATLOW#	176	EXTSMI#	9	8 SA2		IRQ11
19 LD17	137	LD16	5	9 GND	177	GND	9	9 SA1	217	IRQ12
20 RESERVE	138	RESERVE	6	0 GND	178	GND	10	0 SA0	218	IRQ15
21 MSDATA	139	MSCLK	6	1 BATWRN#	179	RESERVE	10	1 SBHE#	219	IRQ14
22 KBDATA	140	KBCLK	6	2 PWRGOOD	180	SRBTN#	10	2 LA23	220	DACK0#
23 FDWP#	141	FDRD#	6	3 SPKOUT	181	WDTIM#	10	3 LA22	221	DRQ0
24 FDINDEX#	142	FDDCHG#	6	4 FLOAT#	182	PGM	10	4 LA21	222	DACK5#
25 FDTRK0#	143	FDWE#	6	5 ROMCE0#	183	RESERVE	10	5 LA20	223	DRQ5
26 FDWD#	144	FDHIDEN	6	6 RESERVE	184	RESERVE	10	6 LA19	224	DACK6#
27 VCC5	145	VCC5	6	7 SD7	185	RESETDRV	10	7 LA18	225	DRQ6
28 VCC5	146	VCC5	6	8 SD6	186	IOCHCK#	10	8 LA17	226	DACK7#
29 VCC3	147	VCC3	6	9 SD5	187	IRQ9	10	9 MEMR#	227	DRQ7
30 VCC3	148	VCC3	7	0 SD4	188	DRQ2	11	0 MEMW#	228	MASTER#
31 FDDS2#	149	FDDS1#	7	1 SD3	189	WS0#	11	1 SD8	229	SD12
32 FDMT2#	150	FDMT1#	7	2 SD2	190	SMEMW#	11	2 SD9	230	SD13
33 FDSIDE		FDSTEP#		3 SD1	191	SMEMR#		3 SD10	231	SD14
34 FDDIR	152	RESERVE	7	4 SD0	192	IOW#	11	4 SD11	232	SD15
35 RESERVE	153	DARX	7	5 IOCHRDY	193	IOR#	11	5 SMOUT3	233	SMOUT2
36 COMBDTR#	154	COMBRI#	7	6 AEN	194	DACK3#	11	6 SMOUT1	234	SMOUT0
37 COMBCTS#	155	COMBRXD	7	7 SA19	195	DRQ3	11	7 GND	235	GND
38 COMBRTS#	156	COMBTXD	7	8 SA18	196	DACK1#	11	8 GND	236	GND
39 COMBDSR#	157	COMBDCD#	7	9 SA17	197	DRQ1				
40 COMADTR#	158	COMARI#	8	0 SA16	198	REF#				

# CARD-486HBL Pin Configuration

1	GND	119	GND	4	COMACTS#	159	COMARXD	81	SA15	199	SCLK
2	GND		GND		2 COMARTS#		COMATXD		VCC3		VCC3
	RESERVE		RESERVE		3 COMADSR#		COMADCD#		VCC3		VCC3
-	RESERVE		RESERVE		IRRX		IRTX		VCC5		VCC5
	RESERVE		RESERVE		5 LPTSTROBE#		LPTAFD#		VCC5	-	VCC5
	RESERVE		RESERVE		5 LPTD0		LPTERROR#		SA14		IRQ7
			RESERVE	_	7 LPTACK#		LPTBUSY		SA13		IRQ6
	RESERVE		RESERVE	_	3 LPTPE		LPTSLCT		SA12		IRQ5
9	RESERVE		RESERVE	49	PLPTD1		LPTINIT#		SA11		IRQ4
10	RESERVE	128	RESERVE	50	) LPTD2	168	LPTSLCTIN#	90	SA10		IRQ3
11	RESERVE	129	RESERVE	5	LPTD3	169	LPTD4	91	SA9	209	DACK2#
12	RESERVE	130	RESERVE	52	2 LPTD5	170	LPTD6	92	SA8	210	TC
	RESERVE		RESERVE	53	3 LPTD7	171	LPTDIR		SA7	211	BALE
14	RESERVE		RESERVE	54	HDIR	172	HD7		SA6		OSC
15	RESERVE	133	RESERVE	55	5 HDENL#	173	HDENH#	95	SA5	213	MEMCS16#
16	RESERVE	134	RESERVE	50	6 HDCS0#	174	HDCS1#	96	SA4	214	IOCS16#
17	RESERVE	135	RESERVE	57	7 SUSSTAT#	175	VBK	97	SA3	215	IRQ10
18	RESERVE	136	RESERVE	58	BATLOW#	176	EXTSMI#	98	SA2		IRQ11
19	RESERVE	137	RESERVE	59	9 GND	177	GND	99	SA1	217	IRQ12
20	RESERVE	138	RESERVE	60	) GND	178	GND	100	SA0	218	IRQ15
21	MSDATA	139	MSCLK	6	BATWRN#	179	RESERVE	101	SBHE#	219	IRQ14
22	KBDATA	140	KBCLK	62	2 POWERGOOD	180	SRBTN#	102	LA23	220	DACK0#
23	RESERVE	141	RESERVE	63	3 SPKOUT	181	WDTIM#	103	LA22	221	DRQ0
24	RESERVE	142	RESERVE	64	4 FLOAT#	182	PGM	104	LA21		DACK5#
25	RESERVE	143	RESERVE	6.	5 ROMCE0#	183	RESERVE	105	LA20	223	DRQ5
26	RESERVE	144	RESERVE	_	5 RESERVE		RESERVE		LA19	224	DACK6#
27	VCC5		VCC5	67	7 SD7	185	RESETDRV	107	LA18		DRQ6
-	VCC5	146	VCC5		3 SD6	186	IOCHCK#	108	LA17		DACK7#
29	VCC3	147	VCC3	69	SD5		IRQ9	109	MEMR#	227	DRQ7
-	VCC3		VCC3	_	) SD4	188	DRQ2		MEMW#		MASTER#
-	RESERVE	149	RESERVE	_	I SD3		WS0#		SD8		SD12
	RESERVE		RESERVE	72		190	SMEMW#		SD9		SD13
	RESERVE		RESERVE		3 SD1		SMEMR#		SD10		SD14
34	RESERVE	152	RESERVE	74	4 SD0	192	IOW#	114	SD11	232	SD15
35	RESERVE	153	DARX		5 IOCHRDY	193	IOR#	115	SMOUT3	233	SMOUT2
36	COMBDTR#	154	COMBRI#	_	5 AEN		DACK3#	116	SMOUT1	234	SMOUT0
37	COMBCTS#	155	COMBRXD	71	7 SA19		DRQ3		GND	235	GND
38	COMBRTS#	156	COMBTXD	78	8 SA18	196	DACK1#	118	GND	236	GND
- 39	COMBDSR#	157	COMBDCD#	- 79	9 SA17		DRQ1				
40	COMADTR#	158	COMARI#	80	) SA16	198	REF#				

# 4. PIN FUNCTIONS

The pin functions are described below for each of the interfaces. The abbreviations in the "Type" column have the following meanings:

I:	Input pin
O:	Output pin
O OD:	Output pin open-drain output
IO:	Input/output pin
IO OD:	Input/output pin open-drain output

# 4.1 ISA Bus

Pin Name	Туре	Functions
SA[19:17]	0	System Address Bus
SA[16:0]	IO	These signals are used to indicate memory and I/O device addresses on the bus. These address
		signals are latched and held by this system and are valid during the bus cycle. In addition, when
		using the master function, these signals are driven by the device on the IO channel.
LA[23:17]	IO	Latchable Address Bus
		These signals are output as the address specification for the memory device on the bus. Along
		with the address signals, these signals specify addresses in memory space of up to 16MB on the
		bus. These signals are not latched by this system.
SBHE#	IO	System Byte High Enable Active Low
		When active, this signal indicates transmission of the most significant 8 bits (SD[15:8]) on the
		system data bus.
SD[15:0]	IO	System Data Bus
552[15.0]	10	This 16-bit data bus is used in the transmission of data between memory on the bus and the CPU
		and IO devices.
IOR#	IO	I/O Read Active Low
101(#	10	This signal gives an I/O device permission to drive data on the bus.
IOW#	IO	I/O Write Active Low
10 w#	10	
100014#		This signal instructs an I/O device to accept data from the bus.
IOCS16#	Ι	I/O chip select 16 Active low
		This input is a signal that indicates to the system that the data transfer on the bus is a 16-bit I/O
		transfer. In this system, 16-bit I/O transfers are executed with one wait cycle as the default; if this
		signal is not active, I/O transfers are performed with an 8-bit, 4-wait I/O cycle.
MEMR#	IO	Memory read Active low
		This signal gives a memory device permission to drive data on the bus.
MEMW#	IO	Memory write Active low
		This signal instructs an I/O device to accept data from the bus.
SMEMW#	0	System memory write Active low
		This signal is active when a memory write cycle is started for the 0-1 MB memory space on the
		bus.
SMEMW#	0	System memory read Active low
		This signal is active when a memory read cycle is started for the 0-1 MB memory space on the
		bus.
MEMCS16#	Ι	Memory chip select 16 Active low
		This input signal is used by the system to recognize 16-bit memory transfers. If this signal is not
		active, transfers are performed with the default 8-bit, 4-wait memory cycle.
AEN	0	Address enable
		When this signal is active, the DMA controller within this system controls the address bus, data
		bus, read command, and write command.
DRQ[7:5,3:0]	Ι	DMA request Active high
	Ĺ	DMA data transfer request signal sent to this system.
DRQ2	Ю	DRQ2 is output when the internal FDC is enabled, input when disabled.
DACK[7:5,3:0]#	0	DKQ2 is output when the internal TDC is enabled, input when disabled. DMA acknowledge Active low
DACK[1.3,3.0]#	0	Each of these signals indicates that bus control has been released to the corresponding DMA
TC	C	channel.
TC	0	Terminal count Active high
		In a DMA transfer cycle this signal indicates that the DMA transfer has completed.

Pin Name	Туре	Functions
REF#	IO OD	Refresh Active low
		When this signal is active, it indicates that the bus refresh cycle has either been requested or is in
		progress.
MASTER#	Ι	Master Active low
		The external bus master makes this signal active in order to acquire the control authority of the
		bus. Before the external bus master makes this signal active, however, it must first make DRQn#
		active and then receive DACKn#.
SCLK	0	System clock
		50% duty ISA basic clock.
OSC	0	Oscillator
		14.3 MHz 50% duty clock output. This signal is not synchronized with the system clock.
IOCHCK#	Ι	I/O channel check Active low
		This signal is used to notify the CARD-PC that an unrecoverable error or a parity error was
		generated in memory or by an I/O device on the bus. This signal is processed as an NMI by the
		CARD-PC.
IOCHRDY	IO OD	I/O channel ready Active high
		This signal terminates the bus cycle. If memory or an I/O device on the bus wants to extend the
		bus cycle, it can extend the cycle by serching for an effective address and command and then
		setting this signal low. Until this signal goes high, the system will continue to insert waits in the
		cycle.
WS0#	Ι	Zero wait state Active low
		Make this signal active in order to terminate the bus cycle without any wait states.
RESETDRV	0	Reset drive Active high
		System initialization signal. Initialize devices on the bus by using this signal.
BALE	0	Buffered address enable Active high
		The SA[19:0] address line is latched internally according to this signal. When LA [23:17] are
		used on an IO channel, this signal used to latch those signals. This signal is high throughout the
		DMA cycle.
IRQ[15, 14, 9]	Ι	Interrupt request Active high
		Interrupt request signal sent to this system.
IRQ12	0	With regard to IRQ12 a mouse is being used (cannot be disabled).
IRQ[11,10,7:3]	Ю	IRQ[11,10,4,3] are I/O according to the serial port setting.
		IRQ[7,5] are I/O according to the parallel port setting.
		IRQ[6] is I/O according to the FDC setting.

# 4.2 LCD Interfaces

(This function is not included in the CARD-486HBL.)

Pin Name	Туре	Functions
LD[17:0]	0	Display data for flat panel display.
		These signals convey the display data for a flat panel display, and the output format supports both
		a $640 \times 480$ resolution passive matrix monochrome display and a TFT color display.
		LD8 is only required for a TFT color display.
FPVTIM	0	Vertical display timing signal for a flat panel display.
		This signal gives the timing for the start of a frame.
FPHTIM	0	Horizontal display timing signal for a flat panel display.
		This signal gives the timing for the start of a scan line.
FPDOTCLK	0	Data shift clock signal for a flat panel display.
		This signal provides the shift clock for the display data.
EXDOTCLK	0	Specify Flat Panel Data Shift Clock (normally not used)
FPVCCON	0	Flat panel display power supply control signal.
		This signal provides the power on timing for a panel for which power on timing is prescribed.
FPVEEON	0	Flat panel display power supply control signal.
		This signal provides the power on timing for a panel for which power on timing is prescribed.
FPAC	0	Liquid crystal AC signal.
		This signal is used when a simple matrix monochrome display panel requires a crystal AC
		conversion signal.
BLANK#	0	Flat panel data blank signal
		Indicates the blanking interval in which data should not be displayed on a TFT panel. Normally
		this controls the display enable (DE) signal for a flat panel.

# 4.3 CRT Interfaces

(This function is not included in the CARD-486HBL.)

Pin Name	Туре	Functions
VSYNC	0	Vertical display timing.
		This signal provides the vertical sync signal for a CRT.
HSYNC	0	Horizontal display timing.
		This signal provides the horizontal sync signal for a CRT.
RED	0	Analog Color signal
RRTN		Red return signal.
GREEN	0	Analog Color signal
GRTN		Green return signal.
BLUE	0	Analog Color signal
BRTN		Blue return signal.

# 4.4 IDE Interfaces

Pin Name	Туре	Functions	
HDCS0#	0	Hard disk chip select 0	Active low
		1F0H-1F7H select signal.	
HDCS1#	0	Hard disk chip select 0	Active low
		3F6H-3F7H select signal.	
HDENH#	0	Hard disk buffer enable low	Active low
		This signal is active during all 16-bit accesse	s to the disk, and can be used for buffer control of
		data bits DATA8-15 of the IDE drive interfac	ce.
HDENL#	0	Hard disk buffer enable low	Active low
		This signal is active during all disk cycles, ar	nd can be used for buffer control of data bits
		DATA0-7 of the IDE drive interface.	
HD7	IO	Hard disk bit 7	
		Bit 7 of the data bus in the hard disk interface	e. Only this line is controlled within the system.
HDIR	0	Hard disk bus data direction	
		Outout for direction control of hard disk data	buffer. This signal is high during read cycle.

# 4.5 FDD Interfaces

(This function is not included in the CARD-486HBL.)

Pin Name	Туре	Functions	
FDDS1#	OD	Drive select 1	Active low
		Used as a select signal for drive 1.	
FDDS2#	OD	Drive select 2	Active low
		Used as a select signal for drive 2.	
FDMT1#	OD	Motor on 1	Active low
		Used as a motor on signal for drive 1.	
FDMT2#	OD	Motor on 2	Active low
		Used as a motor on signal for drive 2.	
FDSTEP#	OD	Step	Active low
		Stepping pulse signal indicating the number of step	s the head must move.
FDDIR	OD	Direction	
		This signal indicates the seek direction. When low	it indicates inward movement, and when high
		outward movement.	
FDSIDE	OD	Side	
		Head selection signal. When low it selects head 1,	and when high head 2.
FDRD#	Ι	Read data	
		Data input read from drive.	
FDWD#	OD	Write data	
		Data input written to drive.	
FDWE#	OD	Write enable	Active low
		This signal controls writing to the drive.	
FDWP#	Ι	Write protect	Active low
		This signal from the drive indicates that the disk in	the drive is write-protected.
FDDCHG#	Ι	Disk change	Active low
		This signal from the drive indicates that the disk ha	s been removed from the drive.
FDINDEX#	Ι	Index	Active low
		This is the index detection signal from the drive.	
FDTRK0#	Ι	Track 0	Active low
		This signal is used to notify the system that the heat	d has detected track 0.
FDHIDEN	OD	High density select	Active high
		When high, this signal indicates high density. The	drive uses this signal to determine whether or
		not to operate in high density mode.	

# 4.6 Keyboard Interfaces

Pin Name	Туре	Functions
KBCLK	IO OD	Keyboard clock
		Clock signal for a PS/2-style keyboard interface
KBDATA	IO OD	Keyboard data
		Data signal for a PS/2-style keyboard interface

# 4.7 Mouse Interfaces

Pin Name	Туре	Functions
MSCLK	IO OD	Mouse clock
		Clock signal for a PS/2-style mouse interface
MSDATA	IO OD	Mouse data
		Data signal for a PS/2-style mouse interface

# 4.8 Parallel Interfaces

Pin Name	Туре	Functions	
LPTSTROBE#	IO OD	Line printer strobe Active low	
		This signal is used as a strobe for a peripheral on the parallel interface to read the data. In the	
		high-speed parallel port mode this signal is used to indicate a write cycle.	
LPTAFD#	IO OD	Line printer auto feed Active low	
		When this signal is active, a parallel printer inserts a line feed after every line. In high-speed	
		parallel port mode, this signal is used as a data strobe. This signal can be used as a data latch	
		signal during write cycles and as a buffer enable signal during read cycle.	
LPTBUSY	Ι	Line printer busy Active high	
		This signal indicates that the printer is not able to accept data from the system.	
LPTACK#	Ι	Line printer acknowledge Active low	
		This signal indicates that data transfer has been completed and also to prepare for the next	
		transfer.	
LPTERROR#	Ι	Line printer error Active low	
		This signal notifies the system of errors in peripheral devices.	
LPTPE	Ι	Line printer paper end Active high	
		This signal notifies the system taht the printer is out of paper.	
LPTINIT#	IO OD	Line printer initialize Active low	
		Initialization signal for the printer.	
LPTSLCTIN#	IO OD	Line printer select in Active low	
		Used to select the perip heral device currently connected to the port. In high-speed parallel port	
		mode, this signal is used as an address strobe.	
LPTSLCT	Ι	Line printer selected Active high	
		Status signal sent to the system by a peripheral device in order to confirm that the system has	
		selected the device.	
LPTDIR	0	Line printer direction	
		This signal is used for direction control for external buffers. Ordinarily low in ISA mode.	
LPTD[7:0]	IO	Line printer data bus	
		Unidirectional in ISA mode, bidirectional in PS/2 mode.	

# 4.9 Serial Interfaces

Pin Name	Туре	Functions
COMADCD#	Ι	Data carrier detect Active low
COMBDCD#		This signal indicates that the modem or data terminal has detected the carrier.
COMADTR#	0	Data terminal ready Active low
COMBDTR#		This signal indicates that the controller is ready for data transmission with respect to the modem
		or data terminal.
COMADSR#	Ι	Data set ready Active low
COMBDSR#		This signal indicates that the modem or data terminal is ready for data transmission with respect
		to the controller.
COMARTS#	0	Request to send Active low
COMBRTS#		This signal indicates that the controller has transmission data ready, and indicates a request to
		transmit data with respect to the modem or data terminal.
COMACTS#	Ι	Clear to send Active low
COMBCTS#		This signal indicates that the modem or data terminal is ready to receive data in response to a data
		transmission request.
COMARI#	Ι	Ring indicator Active low
COMBRI#		This signal indicates that the modem or data terminal has detected a telephone ringing signal.
		Alternatively, this signal can be used in this system as a wake-up signal from the suspend state.
COMATXD	0	Serial data transmission
COMBTXD		This output is the asynchronous serial data.
COMARXD	Ι	Serial data receive
COMBRXD		This input is the asynchronous serial data.
IRTX	0	Ir data transmission
		Transmission data for infrared communications
IRRX	Ι	IrDA-SIR format data receive
		IrDA-SIR format input signal.
DARX	Ι	Digital ASK data receive
		Digital ASK format input signal.

# 4.10 Power Management

Pin Name	Туре	Functions
BATLOW#	Ι	Battery low Active low
		This signal is used to indicate to the system that there is no battery capacity. A system
		management interrupt is executed when this signal goes active.
BATWRN#	Ι	Battery warning Active low
		This signal is used to indicate a battery capacity warning to the system. A system management
		interrupt is not executed when this signal goes active.
SUSSTAT#	0	Suspend status Active low
		This signal indicates that the system is in the suspended state.
SRBTN#	Ι	Suspend resume button
		This signal is a suspend and resume request signal with respect to the system. This signal is
		latched internally to the system on a falling edge.
EXTSMI#	Ι	External system management interrupt Active low
		Input of a system management interrupt from an external device.
SMOUT[3:0]	0	System management out
		These signals can be used for standby control of local devices (hard disk, serial driver/receiver)
		on the output terminals for local standby control.
POWERGOOD	Ι	Power good Active high
		This signal indicates that the system power supply is normal. System reset is done when this
		signal is low level. Refer to the section on AC characteristics.

# 4.11 ROM Update Interfaces

Pin Name	Туре	Functions
FLOAT#	Ι	ROM update signal
PGM		ROM write power supply
		When FLASH ROM is being read, PGM should be connected to GND or VCC5.
		When FLASH ROM is being written, 12V±5%, 30mA current should be supplied to PGM.
		12V power supply is supplied after VCC5 is fixed.
ROMCE0#	IO	ROM update signal

# 4.12 Speaker Interfaces

Pin Name	Туре	Functions	
SPKOUT	0	Speaker out	
		This can be used as a digital output for a speaker.	
WDTIM#	0	Watchdog timer out	Active low
		Watchdog timer output	

# 4.13 **Power Supply**

Pin Name	Туре	Functions	
VCC3		System power	
		$3.3 V \pm 0.3 V$	
		Power supply for internal circuits	
VCC5		System power	
		$5.0 \text{ V} \pm 5\%$	
		Power supply for external interfaces	
VBK		Backup power supply for real time clock	
		When VCC5 is supplied, the same voltage as VCC5 should be supplied.	
		When VCC5 is not supplied, a backup voltage should be supplied.	
GND		System ground	

# 5. DETAILED DESCRIPTION OF FUNCTIONS

## 5.1 System Overview

CARD-486HB/486HBL has a system configuration based on the ISA architecture. This section provides an overview of the system memory configuration and basic I/O.

### 5.1.1 Memory map




Fig. 5.1.1 System Memory Map (1MB)




Fig. 5.1.2 System Memory Map (4MB)

Figures 5.1.1 and 5.1.2 depict the memory map. The CARD-486HB/486HBL has a 4GB memory space. Of this space, the lowest 16MB is open to the ISA bus. In addition, when accessing the CARD-486HB/486HBL's internal memory, the address is not output on the ISA bus, even if the address that is being accessed is within the ISA bus memory space.

The BIOS flash ROM space is mapped initially, but after initialization, the flash ROM is shadowed.

For details, refer to the Seiko Epson SPC 8210 manual.

# 5.1.2 DMA controllers

CARD-486HB/486HBL has two DMA controllers (equivalent to the 82C37A). The DMA channels in this system are shown in Table 5.1.1:

Controller 1

Channel number	Device allocated	
CH0	Reserved	
CH1	Reserved	
CH2	Floppy disk	
CH3	Reserved	

Controller 2

Channel number	Device allocated
CH4	Cascade connection to controller 1
CH5	Reserved
CH6	Reserved
CH7	Reserved

#### Table 5.1.1 DMA Channels

Controller 1, which includes channels 0 to 3, is used for 8-bit data transfers. Between 8-bit I/O and 8-bit memory or 16-bit memory, transfer is possible in 8-bit units up to a block of 64K bytes.

Controller 2, which includes channels 4 to 7, is used principally for 16-bit data transfers, and since channel 4 is connected in cascade to controller 1 it is not available to the ISA bus. Channels 5 to 7 are available to the ISA bus, and can be used for 16-bit data transfers. In this case, between 16-bit I/O and 16-bit memory, transfer is possible in 16-bit units up to a block of 128K bytes.

The I/O addresses for the page registers used to support each DMA channel during DMA transfers are shown in Table 5.1.2. The DMA controllers have only 16-bit addressing capability, and these page registers are used to make up for this.

Page Registers	I/O Address(HEX)
DMA channel 0	0087h
DMA channel 1	0083h
DMA channel 2	0081h
DMA channel 3	0082h
DMA channel 5	008Bh
DMA channel 6	0089h
DMA channel 7	008Ah
Refresh	008Fh

#### Table 5.1.2 Page Register Address

Information relating to transfer timing is contained in the chapter on the ISA bus interface.

# 5.1.3 System interrputs and interrupt controller

The allocation of interrupts to causes in CARD-486HB/486HBL is as shown in the following table.

Level	Function	
SMI	External system management interrupt	
	Power management functions, keyboard emulation	
NMI	Parity error or IOCHCK#	
IRQ	Interrupts from the interrupt controller	

The IRQ interrupts are interrupts from the interrupt controllers. The allocation of interrupt controller interrupts to causes in this system is as shown in the following table.

Controller 1	Controller 2	Devices
IRQ0		Timer out 0
IRQ1		Keyboard
IRQ2		Cascade connection to controller 2
	IRQ8	Real time clock
	IRQ9	Coprocessor
	IRQ10	ISA or serial port
	IRQ11	ISA or serial port
	IRQ12	Mouse port
	IRQ13	ISA
	IRQ14	HDD
	IRQ15	ISA
IRQ3		Serial port 2 or ISA
IRQ4		Serial port 1 or ISA
IRQ5		Parallel port 2
IRQ6		FDD
IRQ7		Parallel port 1

#### Interrupt Controller

# 5.1.4 Timer counter

The CARD-486HB/486HBL incorporates two 8254 equivalent timer-counters. Each has three independent timers. The following describes the applications of each and the inputs.

Timer 1	
Channel 0	System timer
GATE0	Fixed at "ON"
CLK IN0	1.19 MHz
CLK OUT0	Connected to IRQ0 of interrupt controller 1
Channel 1	Refresh request
GATE1	Fixed at "ON"
CLK IN1	1.19 MHz
CLK OUT1	Refresh request
Channel 2	Speaker interface
GATE2	Controlled by port 61H
CLK IN2	1.19 MHz
CLK OUT2	Used to drive a speaker
Timer 2	
Channel 0	SMI request
GATE0	Always on
CLK IN0	32 kHz
CLK OUT0	Used for SMI requests
Channel 1	Watchdog Out
GATE1	Always on
CLK IN1	4 kHz
CLK OUT1	Used for Watchdog Out

Channel 2	Power management alarm
GATE2	Controlled by Configuration Register
CLK IN2	1.19 MHz
CLK OUT2	Used for driving speaker interface

### 5.1.5 Real-time clock and CMOS RAM

CARD-486HB/486HBL has a real time clock which provides clock and calendar functions and CMOS RAM used to hold system configuration information. The real time clock is compatible with a 146818.

Power must be supplied constantly to the VBK pin in order to maintain the operation of the real time clock and the contents of CMOS RAM. When switching between the system power supply and the backup power supply, care is required to ensure that data is not lost. Care must be paid to the power supply sequence for the CARD-486HB/486HBL.

# 5.1.6 I/O MAP

I/O addresses 00h to 0FFh are allocated to basic I/O. The addresses from 100h to 3Fh are open to I/O channels, but caution is required when expanding I/O because the CARD-486HB/486HBL already have built-in I/O. The table below shows the I/O map. Note that the CARD-486HBL does not include VGA and FDC ports.

Address	Port	Register Name	Function
00h	00h RW	DMA Channel 0 base and current address	
	01h RW	DMA Channel 0 base and current word	
	02h RW	DMA Channel 1 base and current address	
	03h RW	DMA Channel 1 base and current word	
	04h RW	DMA Channel 2 base and current address	
	05h RW	DMA Channel 2 base and current word	
	06h RW	DMA Channel 3 base and current address	DMA Controller 1
	07h RW	DMA Channel 3 base and current word	82C37A Compatible
	08h WO	Command Resister	
	08h RO	Status Register	
	09h WO	Request Register	
	0Ah WO	Single-Mask Register	
	0Bh WO	Mode Register	
	0Ch WO	Clear Byte Pointer	
	0Dh RO	Master Clear	
	0Dh WO	Temporary Register	
	0Eh WO	Clear Mask Register	
0Fh	0Fh WO	Write all Mask Register	
10-1Fh		DMAC 1 Duplicated	
20h	20h WO	Initialization Control Word ICW1	
	20h WO	Operation Control Word OCW2	
	20h WO	Operation Control Word OCW3	
	20h RO	Interrupt Service Resister	
	20h RO	Interrupt Request Resister	Interrupt Controller 1
21h	21h WO	Initialization Control Word ICW2	82C59A Compatible
	21h WO	Initialization Control Word ICW3	
	21h WO	Initialization Control Word ICW4	
	21h RW	Operation Control Word OCW1	
	21h RW	Interrupt Mask Resister	
22-3Fh		Interrupt Controller 1 Duplicated	
40h	40h RW	Channel 0 Count	
	41h RW	Channel 1 Count	Timer Counter 1
	42h RW	Channel 2 Count	(8254 Compatible)
43h	43h RW	Command Register	
44-47h		Timer Counter 1 Duplicated	
48h	48h RW	Channel 0 Count	Timer Counter 2
	49h RW	Channel 1 Count	(8254 Compatible)
	4Ah RW	Channel 2 Count	
4Bh	4Bh RW	Command Register	
4C-4Fh		Timer Counter 2 Duplicated	
50-53h		Timer Counter 1 Duplicated	
54-57h		Timer Counter 1 Duplicated	
58-5Bh		Timer Counter 2 Duplicated	
5C-5Fh		Timer Counter 2 Duplicated	

Address	Port	Register Name	Function
60h	60h R	Keyboard controller data I/O input buffer	Keyboard Controller
	60h W	Keyboard controller data I/O output buffer	
61h	61h RW	Port B	
62h		Keyboard Contoller data Duplicated	
63h		Port B Duplicated	
64h	64h WO	Keyboard controller command	Keyboard Controller
	64h RO	Keyboard Controller Status	
65h		Port B Duplicated	
66h		Keyboard controller command/ Status Duplicated	
67h		Port B Duplicated	
68h		Keyboard Contoller data Duplicated	
69h		Port B Duplicated	
6Ah		Keyboard Contoller data Duplicated	
6Bh		Port B Duplicated	
6Ch		Keyboard controller command/ Status Duplicated	
6Dh		Port B Duplicated	
6Eh		Keyboard controller command/ Status Duplicated	
6Fh		Port B Duplicated	
70h	70h WO	CMOS RAM Address port and NMI Mask	RTC CMOS RAM
71h	71h RW	RTC CMOS RAM data port	
72-7Fh		RTC Duplicated	
80h	80h RW	Reserve	
	81h RW	Channel 2	
	82h RW	Channel 3	
	83h RW	Channel 1	
	84h RW	Reserved	
	85h RW	Reserved	
	86h RW	Reserved	DMA Memory Address
	87h RW	Channel 0	Mapper Page
	88h RW	Reserved	Register
	89h RW	Channel 6	
	8Ah RW	Channel 7	
	8Bh RW	Channel 5	
	8Ch RW	Reserved	
	8Dh RW	Reserved	
	8Eh RW	Reserved	
8Fh	8Fh RW	Refresh	
90-9Fh	01111(1)	Page Resister Duplicated	
0A0h	A0h WO	Initialization Control Word ICW1	
0/10/1	A0h WO	Operation Control Word OCW2	
	A0h WO	Operation Control Word OCW2 Operation Control Word OCW3	
	A0h RO	Interrupt Service Resister	Interrupt Controller 2
	A0h RO	Interrupt Request Resister	82C59A Compatible
0A1h	Alh WO	Initialization Control Word ICW2	
OAIII			
	A1h WO	Initialization Control Word ICW3	
	A1h WO A1h RW	Initialization Control Word ICW4 Operation Control Word OCW1	
			1

Address	Port	Register Name	Function
0A2-0BFh		Interrupt Contoroller 2 Duplicated	
0C0h	C0h RW	DMA Channel 4 base and current address	Connection to DMA Controller 1
0C1h		0C0h Duplicated	
0C2h	C2h RW	DMA Channel 4 base and current word	Connection to DMA Controller 1
0C3h		0C2h Duplicated	
0C4h	C4h RW	DMA Channel 5 base and current address	
0C5h		0C4h Duplicated	
0C6h	C6h RW	DMA Channel 5 base and current word	DMA Controller 2
0C7h		0C6h Duplicated	82C37A Compatible
0C8h	C8h RW	DMA Channel 6 base and current address	
0C9h		0C8h Duplicated	
0CAh	Cah RW	DMA Channel 6 base and current word	
0CBh		0CAh Duplicated	
0CCh	CCh RW	DMA Channel 7 base and current address	
0CDh		0CCh Duplicated	
0CEh	CEh RW	DMA Channel 7 base and current word	
0CFh		0CEh Duplicated	
0Dh	D0h W0	Command Register	
	D0h RO	Status Register	
0D1h		0D0h Duplicated	
0D2h	D2h WO	Request Register	
0D3h		0D0h Duplicated	DMA Controller 2
0D4h	D4h WO	Mask register	82C37A Compatible
0D5h		0D4h Duplicated	
0D6h	D6h WO	Mode register	
0D7h		0D6h Duplicated	
0D8h	D8h WO	Clear Byte Pointer	
0D9h		0D8h Duplicated	
0DAh	DAh RO	Master Clear	
	DAh WO	Temporary Register	
0DBh		0DAh Duplicated	
0DCh	DCh WO	Clear Mask Register	
0DDh		0DCh Duplicated	
0DEh	DEh WO	Write all Mask Register	
0DFh		0DEh Duplicated	
0E0-0E4h			
0E5h	E5h RW	Configuration Resister Index	
0E6h			
0E7h	E7h RW	Configuration Resister Data	
0E8-0EFh	1		
0F0h	F0h WO	Mathematical Co-processor Resister 0	
0F1-1EFh		*	

Address	Port	Register Name	Function
1F0h	1F0h RW	Data Register	
	1F1h RO	Error Register	
	1F2h RW	Sector Count	Hard Disk Controller
	1F3h RW	Sector Number	
	1F4h RW	Cylinder Low	
	1F5h RW	Cylinder High	
	1F6h RW	SDH Register	
	1F7h RO	Status Register	
1F7h	1F7h WO	Command register	
1F8-277h			
278h	278h RW	LPT2 Data Port	
	279h RO	LPT2 Status Port	
	27Ah RW	LPT2 Control	Printer PORT 2
	27Bh RW	Automatic adress strobe register	
	27Ch RW	Automatic data strobe register	
	27Dh RW	Automatic data strobe register	
	27Eh RW	Automatic data strobe register	
27Fh	27Fh RW	Automatic data strobe register	
280-2F7h			
2F8h	2F8h RO	Receiver Buffer	
	2F8h WO	Transmit holding Buffer	
	2F8h RW	Divider Latch Least Significant Byte	
	2F9h RW	Divider Latch Most Significant Byte	
	2F9h RW	Interrupt Enable Register	
	2FAh RO	Interrupt Register	Serial PORT 2
	2FAh WO	FIFO control register	
	2FBh RW	Line Controller Register	
	2FCh RW	MODEM Control Register	
	2FDh RO	Status Register	
	2FEh RO	MODEM Status Register	
2FFh	2FFh RW	Scratch Register	
300-377h			
378h	378h RW	LPT1 Data Port	
	379h RO	LPT1 Status Port	
	37Ah RW	LPT1 Control	Printer PORT 1
	37Bh RW	Automatic data strobe register	
	37Ch RW	Automatic data strobe register	
	37Dh RW	Automatic data strobe register	
	37Eh RW	Automatic data strobe register	
37Fh	37Fh RW	Automatic data strobe register	
380-3B3h			
3B4h	3B4h RW	CRT Controller Index	
3B5h	3B5h RW	CRT Controller Data	VGA Controller
3BAh	3BAh W	Feature Control	(mono)
	3BAh R	Input status register	
3BB-3BFh			

Address	Port	Register Name	Function
3C0h	3C0h W	Attribute Controller Index/Data	
	3C1h R	Attribute Controller Index/Data	
	3C2h W	Miscellaneous Output	
	3C2h R	Input Status Register	
	3C3h RW	VGA Enable	
	3C4h RW	Sequencer Index	
	3C5h RW	Sequencer Data	
	3C6h RW	Video DAC Pixel Mask, Hidden DAC Register	
	3C7h W	Pixel Address Read Mode	VGA Controller
	3C7h R	DAC Status	
	3C8h RW	Pixel Mask Write Mode	
	3C9h RW	Pixel Data	
	3CAh R	Future Control Readback	
	3CCh R	Miscellaneous Output Readback	
	3CEh RW	Graphics Controller Index	
3CFh	3CFh RW	Graphics Controller Data	
3D4h	3D4h RW	CRT Controller Index	
3D5h	3D5h RW	CRT Controller Data	VGA Controller
	3DAh W	Feature Control	(color)
3DAh	3DAh R	Input status register	
3E0-3F1h			
3F2h	3F2h WO	Digital Output Register	Floppy Disk Controller
3F3h			
3F4h	3F4h RW	Main Status register	Floppy Disk Controller
	3F5h RW	Data Register	
	3F6h RO	Reserved for IDE	
3F7h	3F7h RO	Digital Input Resister	
	3F7h WO	diskette control register	Shared with IDE
3F8h	3F8h RO	Receiver Buffer	
	3F8h WO	Transmit holding Buffer	
	3F8h RW	Divider Latch Least Significant Byte	
	3F9h RW	Divider Latch Most Significant Byte	
	3F9h RW	Interrupt Enable Register	
	3FAh RO	Interrupt ID Register	Serial PORT 1
	3FAh WO	FIFO control register	
	3FBh RW	Line Control Register	
	3FCh RW	MODEM Control Register	
	3FDh RO	Status Register	
	3FEh RO	MODEM Status Register	
3FFh	3FFh RW	Scratch Register	

# 5.2 ISA Bus Interface

CARD-486HB/486HBL is equipped with the Industry Standard Architecture (ISA) bus structure, a worldwide standard architecture for personal computer systems. The ISA bus is controlled by the Intel 486SXSF CPU and CPUBus interface (SPC8210).

# 5.2.1 ISA Bus signals

#### Adrress bus signals

#### System Address bus (SA[19:0])

These signals are used to indicate memory and I/O device address on the bus. These addresses are latched and held, and are effective for the duration of the bus cycle. When master function is used, it is driven by the device on I/O channel.

#### Latchable Address bus (LA[23:17])

These signals are used to indicate memory device addresses on the bus. They are used together with the system address signals, and make it possible to access up to 16MB of memory on the bus. These signals are not latched.

#### System Byte High Enable (SBHE#)

When active, this signal (which is active low) indicates transmission of the most significant 8 bits (SD[15:8]) on the system data bus.

#### Data bus

#### System data bus(SD[15:0])

This 16-bit data bus is used in the transmission of data between memory on the bus and the CPU and I/O devices.

#### I/O control signals

#### I/O Read(IOR#)

This signal gives an I/O device permission to drive data on the bus.

#### I/O Write(IOW#)

This signal instructs an I/O device to accept data from the bus.

#### I/O Chip Select 16(IOCS16#)

This input is a signal that indicates to the system that the data transfer on the bus is a 16-bit I/O transfer. The default for 16-bit I/O transfer is one wait cycle. When not driven low, the default transfers a 4-wait 8-bit I/O cycle.

#### Memory control signals

#### **MEMory Read(MEMR#)**

This signal gives a memory device permission to drive data on the bus.

#### MEMory Write(MEMW#)

This signal instructs an I/O device to accept data from the bus.

#### Sytem MEMory Write(SMEMW#)

This signal is active when a memory write cycle is started for the 0-1MB memory space on the bus.

#### System MEMory Read(SMEMR#)

This signal is active when a memory read cycle is started for the 0-1MB memory space on the bus.

#### MEMory Chip Select 16(MEMCS16#)

This signal indicates a 16-bit memory transfer to the systme. When this signal is not active, the default memory bus cycle, a 4-wait 8-bit cycle, is used.

## **DMA Control Signals**

#### Address ENable(AEN)

When this signal is active, the DMA controller within the system controls the address bus, data bus, read command, and write command.

#### DMA ReQuest(DRQ[7:5,3:0])

DMA data transfer request signal sent to the system.

#### DMA ACKnowledge (DACK[7:5,3:0])

This signal indicates that control of the bus was released to the DMA channel on which DMA transfer was requested.

#### **Terminal Count (TC)**

In the DMA transfer cycle, this signal indicates completion of the DMA channel transfer.

# **Refresh control signal**

#### **REFRESH(REF#)**

When this signal is active, it indicates that the bus refresh cycle has either been requested or is in progress.

#### External master control signal

#### MASTER(MASTER#)

The external bus master makes this signal active in order to acquire the control authority of the bus. Before the external bus master makes this signal active, however, it must first make DRQn# active and then receive DACKn#.

#### **Clock signals**

#### System CLocK (SCLK)

This is 50% duty basic bus clock. Frequency of SCLK is determined by CPU clock frequency.CPU CLOCKSCLK freq.

16MHz	8MHz
33MHz	8.33MHz

#### Oscillator (OSC)

This is a 14.31818 MHz clock output. This signal is not synchronized to the system clock.

### Other I/O channel signals

#### I/O CHannel ChcK(IOCHCK#)

This signal alerts the system when a parity error occurs in memory or an I/O device on the bus, or when an unrecoverble error occours. THis signal generates an NMI for the system.

#### I/O CHannel ReaDY(IOCHRDY)

This signal terminates the bus cycle. If memory or an I/O device on the bus wants to extend the bus cycle, it can extend the cycle by searching for an effective address and command and then setting thia signal low. Until this signal goes high, the system will continue to insert waits in the cycle.

#### ZERO Wait State(WS0#)

Make this signal initializes the system when the power is turned on. Initialize devices on the bus by using this signal. This signal is active for 50ms.

#### **RESET DRiVe (RESETDRV)**

This signal is used to initialize the system when the power is turned on. I/O channel initialization is performed using this signal.

#### **Buffered Address Latch Enable (BALE)**

This signal indicates that SA[19:0] and LA[23:17] are enabled and the CPU cycle or DMA cycle has started. On a falling edge of this signal bus data is used to latch LA[23:17]. In the DMA cycle, this signal remains high throughout the cycle.

#### Interrupt ReQuest(IRQ[15,14,12:9,7:3]

These signals are active high and are used as interrupt request signals. These signals are input asynchronously.

### 5.2.2 ISA bus cycles

The ISA bus supports the following types of cycles:

- \*Memory read
- \*Memory write
- \*I/O read
- \*I/O write
- \*DMA
- \*Refresh
- \*External bus master

THese cycles are explained in the following sections.

# 5.2.3 Memory read cycles

Fig. 5.2.1 shows the basic timing of the 16-bit memory read/write cycle in the ISA bus cycle. Fig. 5.2.2 shows the 8-bit memory read/write cycle. In both the 8- and 16-bit cycles, the system address lines SA[19:0] become valid within one system clock cycle previous to MEMR# becoming active. In the first bus cycle Ts, the system address becomes the valid address, and when the SCLK signal falls BALE becomes active. SA[19:2] are latched by the time of the Ts cycle within the CARD-486HB/486HBL, and output.




Figure 5.2.1 16-BIT ISA-Bus Memory Read/Write Cycle

16-bit memory transfers are carried out by an external device making MEMCS16# active. LA[23:17] become valid not later than the Tx cycle. MEMR# becomes valid following the SCLK falling edge in Tc1. In the 16-bit memory cycle, MEMR# becomes active in the first half of Tc1, and in the 8-bit memory cycle, MEMR# becomes active in the second half. In a 16-bit memory transfer, IOCHRDY is sampled for the last time 1 SYSCLK pulse before the end of the cycle. If at this time it is low, a 1 SYSCLK pulse wait is inserted. Thereafter, at the end of each of the Tc [cycles], it is sampled, and a 1 SYSCLK pulse wait is inserted. When IOCHRDY has become inactive, the cycle ends at the end of the next SYSCLK pulse.




Figure 5.2.2 8-BIT ISA-Bus Memory Read/Write Cycle

In an 8-bit memory transfer, MEMCS16# is inactive. The CARD-486HB/486HBL samples this signal at the end of the Ts cycle, and if this signal is high, before sampling IOCHRDY, a 3-SCLK wait state is inserted. IOCHRDY is sampled at the end of Tc5, and if low, a 1 SCLK wait state is inserted. Thereafter, at the end of each of the Tc cycles, it is checked, and after IOCHRDY high is detected, after 1 SCLK cycle termination occurs. Fig. 5.2.4 is a timing chart showing the 8-bit ISA memory cycle when IOCHRDY is inactive.




Figure 5.2.3 16-BIT ISA-Bus Memory Read/Write Cycle with IOCHRDY Deasserted






Fig. 5.2.4 8-BIT ISA-Bus Memory Read/Write Cycle with IOCHDRY Deasserted



In a 16-bit memory transfer, WS0# is sampled at the falling edge of Tc1, and if it is found to be low, this cycle ends here.

Fig. 5.2.5 16-BIT ISA-Bus Memory Read/Write Cycle with WS0# Asserted

In a 8-bit memory transfer, WS0# is sampled at the end of Tc1. At this time, if WS0# is active, the bus cycle ends with this cycle (Tc2). Fig. 5.2.6 is a timing chart showing the case where WS0# is used.





# 5.2.4 Memory write cycles

The memory write cycle is the same as the memory read cycle except for the following points. In the memory write cycle, MEMCS16# is sampled at the end of Ts. The write data is output in cycle Ts in the 16-bit cycle, and in cycle Tc1 in the 8-bit cycle.

#### 5.2.5 I/O read cycles

Fig. 5.2.7 shows the basic timing for the ISA 16-bit I/O read/write cycle. Fig. 5.2.8 shows the basic timing for the ISA 8-bit I/O read/write cycle. IOCS16#, which corresponds to MEMCS16# in the memory cycle, distinguishes between 16-bit I/O transfers and 8-bit I/O transfers. MEMCS16# is latched at the end of Ts, but IOCS16# is not latched. As a result, assurance from Tc1 to the end of the cycle is required.

In the 16-bit memory cycle MEMR# and MEMW# become active from the beginning of Tc1, but in the 16-bit I/O cycle IOR# and IOW# become active in the second half of Tc1.

In the 16-bit I/O cycle WS0# is ignored. As a result, the 16-bit I/O cycle cannot be shorter than 3 SYSCLK cycles.




Figure 5.2.7 16-BIT ISA-Bus I/O Read/Write Cycle

In a 16-bit transfer, IOCS16# must be driven low by an external device on the ISA bus. IOCS16# is sampled at the end of Tc1. Moreover, LA[23:17] are, according to the CPU specification, always low in an I/O read/write cycle. At the falling edge of Tc1, IOR# is driven low, and at the end of the cycle the data is latched.




Figure 5.2.8 8-BIT ISA-Bus I/O Read/Write Cycle

In a 16-bit I/O transfer, IOCHRDY is sampled at the end of Tc1. If at this time IOCHRDY is found to be low, a 1 SCLK wait state is inserted, and it is sampled again at the beginning of the next cycle. If IOCHRDY is found to be high, this bus cycle ends after 1 SCLK cycle. At the end of the bus cycle, the data is latched by the CARD-486HB/486HBL.




Figure 5.2.9 16-BIT ISA-Bus I/O Read/Write Cycle with IOCHRDY Deasserted

An 8-bit I/O device data transfer is carried out when IOCS16# is inactive. The CARD-486HB/486HBL samples this signal at the end of the Ts cycle, and if this signal is high, before sampling IOCHRDY, a 3-SCLK wait state is inserted. IOCHRDY is sampled at the end of Tc4, and until it is detected to be high, is sampled repetitively at the end of [each] Tc cycle. The bus cycle ends 1 SCLK cycle after IOCHRDY high is detected.




Figure 5.2.10 8-BIT ISA-Bus Read/Write Cycle with IOCHRDY Deasserted

In an 8-bit I/O transfer, the CARD-486HB/486HBL samples WS0# at the end of Tc1. At this time, if WS0# is low, the bus cycle ends with this cycle. SD[7:0] are only valid during this cycle. Fig. 5.2.11 is a timing chart showing the case where WS0# is active in an 8-bit I/O cycle. In a 16-bit I/O cycle, WS0# has no significance.




Figure 5.2.11 8-BIT ISA-Bus I/O Read/Write Cycle with WS0# Asserted

#### 5.2.6 I/O write cycles

The I/O write cycle is the same as the I/O read cycle except for the following points.

In the I/O write cycle, the IOW# signal becomes active (low) at the falling edge of Tc1. The I/O device reads the data on the rising edge of IOW#.

In the 16-bit cycle, the timing of IOCHRDY and IOCS16# sampling is the same as in the I/O read cycle. In the 8-bit I/O cycle, IOCHRDY is sampled at the end of Tc4, and when IOCHRDY is detected to be low, a 1 SCLK cycle wait state is inserted. IOCHRDY is sampled repetitively at the end of each Tc cycle. The end of the bus cycle is 1 SCLK cycle after the cycle in which IOCHRDY is sampled as high. When this bus cycle ends, the I/O device must latch (capture) the data.

### 5.2.7 DMA cycles

CARD-486HB/486HBL includes two 8237A equivalent DMA controllers (DMACs) that support seven standard ISA DMA channels. These DMACs are connected in cascade fashion in a standard ISA master-slave configuration.

Fig. 5.2.12 is a timing chart of the standard DMA cycle, and Fig. 5.2.13 is a timing chart of a DMA cycle including two wait states.





Figure 5.2.12 4-MHz DMA Cycle with 1 Wait State

DRQ[3:0] are used to request an 8-bit transfer between an 8-bit I/O device and an 8- or 16-bit memory device. Each channel transfers data in blocks of up to 64K to a memory area ranging from 0 to 16MB.

DRQ[7:5] are used for 16-bit data transfer. These signals can only be used for data transfers involving 16-bit I/O devices and 16-bit memory devices. Each channel can transfer data up to 128K in size to a system address space of 0 to 16MB.



#### Figure 5.2.13 4-MHz DMA Cycle with 2 Wait State

The AEN signal is goes active (high) during DMA cycles. Addresses are output by the memory mapper and DMAC as follows.

	DMA Memory Address	
	Mapper Page Resister	DMAC
8-bit transfer	A23 - A16	A15 - A0
16-bit transfer	A23 - A17	A16 - A1

#### 5.2.8 External bus master cycles

Fig. 5.1.14 shows the timing chart for the external bus master cycle for the ISA bus. In order to enter this cycle, the bus master makes the DRQn signal active. The external bus master then waits until DACKn# becomes active; finally, in order to establish the external bus master cycle, the external bus master must make MASTER# active.

When the bus master has made MASTER# active before outputing the address and data, it must wait for one SCLK cycle. Then, in order to activate read and write commands, it must also wait at least one more SCLK. Because the memory refresh operation is not perfored if MASTER# is active for 15us more, it is possible that the comments of memory will be lost. To prevent this from happening, the bus master must make REFRESH# active for the system and execute a refresh cycle.

When the bus master accesses a port within CARD-486HB/486HBL, the system's internal byte-swapping logic becomes effective. For read cycles for odd addresses, data is passed from SD[7:0] to SD[15:8]; for write cycles for odd addresses, data is passed from SD[15:8] to SD[7:0]. Fig.5.1.14 shows the timing chart for when the external bus master accesses an internal port without bus-swapping.




Figure 5.2.14 External Bus Master Cycle to Local Memory

In regards to memory accesses, the MEMCSI16# signal is ignored in original AT and ISA bus machines. Accesses to internal memory by an external bus master are all executed as 16-bit memory accesses.

## 5.2.9 Refresh cycles

When the bus master has bus control authority, the bus master begins a local memory refresh by making REF# active. Figs. 5.1.15 and 5.1.16 shows the refresh cycles generated by the bus master with and without wait states.




Figure 5.2.15 Bus Master Initiated Default Refresh Cycle






Figure 5.1.16 Bus Master Initiated Default Refresh Cycle

When MASTER# is not active, then when the 8254 (a programmable interval timer) in the system reaches the refresh timeout value, REF# is made active and a memory refresh cycle is executed. In addition, the system outputs the refresh addresses and the timing charts for the normal refresh cycle and the extended refresh cycle. To perform refresh cycles for slow memory devices, it is possible to extend the cycle by setting IOCHRDY low.








Figure 5.2.18 SYSTEM Initiated Extend Refresh Cycle

# 5.3 Hard Disk Bus Interface

The CARD-486HB/486HBL is provided with the necessary chip select control signals for supporting IDE (Integrated Drive Electronics) type hard disk drives. It also supports the control circuits for I/O port 3F7h for shared floppy disk and hard disk drives.

This section describes the hard disk interface and its interface signals, timing, and reference circuits.

#### 5.3.1 Features of the hard disk interface

- \*ISA-compatible hard disk controller chip select signal generation
- \*Support for control logic for port 3F7h shared by the hard disk controller and the floppy disk controller \*Permits hard disk interface signals to be disabled

The PC AT-compatible hard disk interface addresses are located in the I/O addresses at 1F0h to 1F7h and 3F6h to 3F7h. CARD-486HB/486HBL supports HDCS0# and HDCS1# as chip select signals for these interface addresses. The system's address decording logic makes it possible to effectively utilize port space when constructing a system.

In PC AT-compatible systems, I/O address 3F7h is shared by the floppy disk and hard disk controllers. When 3F7h is read, six bits of data are returned by the hard disk controller and one bit of data is returned by the floppy disk. CARD-486HB/486HBL provides HD7 as a dedicated bus for hard disks.

In addition to the control logic for HD7, CARD-486HB/486HBL supports HDENH# and HDENL# for the control of two buffers for hard disks,. These buffer control signals simplify buffer control for a hard disk making 8-bit nad 16-bit data transfers. HDENL# is active when making an 8-bit access to a hard disk, and both HDENH# and HDENL# are active for 16-bit accesses.

# 5.3.2 Hard disk interface signals

#### Hard disk address signals

#### System Address(SA[2:0]).

These are the ISA bus address signals. These signals are driven by the system or by an external bus master during hard disk access. These aignals are used for register selection in the hard disk controller.

#### Hard disk data signals

#### System Data(SD[15:8],SD[6:0]).

These signals are ISA bus system data signals. If the hard disk is not able to drive the system data bus syfficiently, an external data bus buffer must not be connected to the hard disk.

#### Hard disk data bit (HD7)

Bit 7 of I/O address 3F7 is used for a signal from the floppy disk (DISK CHANGE). D7 from the hard disk is connected to this signal. When 3F7 is read, the data from the FDC is output to SD7, without data being transferred from HD7 to SD7. HD7 is connected to SD7 when accessing a hard disk address other than 3F7.

#### Hard disk control signals

#### Hard Disk Chip Select 0(HDCS0#)

This active low output signal is active when accessing I/O addresses 01F0h to 01F7h.

#### Hard Disk Chip Select 1(HDCS1#)

This active low output signal is active when accessing I/O addresses 03F6h to 03F7h.

#### Hard Disk buffer Enable High (HDENH#)

This active low output signal is active during 16-bit hard disk accesses.

#### Hard Disk buffer Enable Low (HDENL#)

This active low output signal is active during all hard disk accesses.

#### Hard disk data bus DIRction(HDIR)

This is the directional control signal fot he hard disk bus transceiver. Normally, this signal is driven low, but goes high during the read cycle.

#### I/O Chip Select 16(IOCS16#)

This active low signal is used by disks or other devices on the ISA bus to make 16-bit I/O transfer requests.

This signal is pulled up internally. When this signal is not active, an 8-bit I/O cycle is executed as the default.

#### Intrrupt ReQuest 14(IRQ14)

This signal is used to request interrupt servicing for the hard disk.

#### I/O Read(IOR#)

This is the ISA bus I/O read signal. This signal is output during the disk read cycle by the system or by an external master device.

#### I/O Write(IOW#)

This is the ISA bus I/O write signal. This signal is output during the hard disk write cycle by the system or by an external master device.

#### **RESET DRiVe(RESETDRV)**

This active high output signal is the reset signal used on the ISA bus. For use with IDE-type devices, this signal must be inverted. The IDE hard disk interface reset signal is active low, i.e., a reset is requested when the signal is low.

#### 5.3.3 Hard disk bus cycles

Hard disks are accesses through the I/O read and I/O write cycles.




Figure 5.3.1 Hard Disk I/O Write Cycle




Figure 5.3.2 Hard Disk Read From I/O Address 3F7h




Figure 5.3.3 Hard Disk Read From I/O address 01F0h-01F7h or 03F6h

# 5.3.4 Hard disk hardware options

#### **Direct IDE hard disk interface**

CARD-486HB/486HBL generates the chip select signals and control signals necessary in order to directly connect an IDE-type hard disk drive. Fig.5.3.4 shows a connection diagram for IDE hard disks. This method is possible only when the load on the ISA bus is low. If this method is used, it is possible only when the load on the ISA bus is low. If this method is used, it is possible to reduce the number of external components required. In this example, only one inverter is requied, for the RESET signal. This is because the IDE hard disk reset signal is active low. If necessary, an LED that indicates when the disk is active can be connected externally.




Figure 5.3.4 Direct IDE Hard Disk Interface Examples

# **Buffered IDE Hard Disk Interface**

In systems where there is high load on the system data bus, a hard disk drive cannot drive the system data bus sufficiently. CARD-486HB/486HBL also provides signals for controlling external buffers for hard disks for just this type of situation. Fig.5.3.5 shows an example of the connection method in this case.




Figure 5.3.5 Buffered IDE Hard Disk Interface Examples

# Hard Disk Power Shutdown

A hard disk is not always in constant use; sometimes it is primarily idle, with only ocasional accesses made in order to read or write files. A hard disk consumes a significant amount of power even when it is idle. In addition, even when a power saving mode is implemented for multiple hard disks through software control, power consumption does not drop to zero. In this system, it is possible to completely cut off the hard disk power supply as shown in Fig.5.3.6. The power management output SMOUTz signal is used as a power interruption signal. In this case, powering down of the hard disk is controlled by the power management routine. CARD-486HB/486HBL includes hardware for detecting the device idle status. The initial setting and control of this hardware is performed by the power management routine in BIOS.




Figure 5.3.6 Bufferd IDE Hard Disk Interface Power Down Example

# 5.4 Serial Port Interface

Features of the serial port interface

- \*Support for two 16550-compatible serial port controllers
- \*Transfer rate can be set from 50 to 115,200bps
- \*Base address can be set

\*Infrared communications support

#### 5.4.1 Serial port interface signals

The serial port control and data signals are shown below.

#### **Control signals**

#### Data Carrier Detect (COMADCD#,COMBDCD#)

This signal indicates that a modem or data terminal detected a carrier signal.

#### Data Terminal Ready (COMADTR#,COMBDTR#)

This signal indicates that the main controller has completed preparations for communications with the main controller.

#### Data Set Ready (COMADSR#,COMBDSR#)

This signal indicates that a modem or data terminal has completed preparations for communications with the main controller.

#### Request to Send (COMARTS#,COMBRTS#)

This signal indicates that the controller has prepared the data to be sent and is requesting to send the data to the modem or data terminal.

#### Clear To Send (COMACTS#,COMBCTS#)

This signal indicates that the modem or data terminal has completed preparations to receive in response to a request to send.

#### Ring Indicator (COMARI#,COMBRI#)

This signal indicates that the modem or data terminal detected a telephone ring signal. In additon, in CARD-486HB this signal is also used as a wake-up signal when in the suspended state.

#### Data

#### Sriral data transmission (COMATXD,COMBTXD)

This output sends asynchronous serial data.

#### Serial data Receive (COMARXD,COMBRXD)

Asynchronous serial data input signal.

#### IrDA SIR data Receive (IRRX)

This is an IrDA SIR-1.0 data input signal for infrared communications.

#### IrDA SIR data Transmission (IRTX)

This is an IrDA SIR-1.0 data input signal for infrared communications.

#### Digital ASK data Receive (DARX)

This is a digital ASK data input signal for infrared communications.

# 5.4.2 Serial port functions

This serial port support full-duplex asynchronous serial transmissions. This controller's control signals are used in a protocol designed to ensure the accuracy of data transfers. Several signals are provided specifically for modem control. However, as long as certain rules are observed, those signals can also be used for communications with other devices.

The controller is provided with the following registers. In the I/O Address, "x" is 3 for COM A, and 2 for COM B, according as COM A/B is selected.

L/O Address	Description
I/O Address	Description
xF8h WO	TX buffer when DLAB=0
xF8h RO	RX buffer when DLAB=0
xF8h RW	Divisor latch LSB when DLAB=1
xF9h RW	Divisor latch MSB when DLAB=1
xF9h RW	Interrupt enable register when DLAB=0
	Bit[4-7] = 0
	Bit3 : Modem status interrupt enable
	Bit2 : Receiver line status interrupt enable
	Bit1 : Transmitter holding register
	Bit0 : Received data available interrupt enable
	1-enable, 0-disable
xFAh WO	FIFO control register
xFAh RO	Interrupt ID register
	Bit[3-7] = 0
	Bit[2,1] Interrupt ID
	0,0 Modem status
	0,1 Transmitter holding register
	1,0 Received data available
	1,1 Receiver line status
	Bit0 : 0-interrupt pending
xFBh	Line control register
	Bit7 : DLAB
	0-Receiver buffer, transmitter holding, or interrupt
	enable access
	1-Divisor latch access
	Bit6 : Set Break, 1-enable
	Bit5 : Stick parity
	Bit4 : Even parity select
	Bit3 : Parity enable, 1-even, 0-odd
	Bit2 : Number of stop bit
	0 : 1 stop bit,
	1 : if word length is 5 bits stop bit length is 1.5 bit
	times if word length is 6, 7 or 8, then stop bit
	length is 2 bit times
	Bit[1-0] Bits per character
	0,0 5
	0,1 6
	1,0 7
xFCh	MODEM control register
	Bit[5-7] : reserved
	Bit4 : 1-Loop back mode
	Bit3 : Out2 interrupt enable, 1-enable
	Bit2 : Out1 Active, 1-active
	Bit1 : Request to send active, 1-active
	Bit0 : Data terminal ready, 1-active

Table 5.4.1 Serial Port Resister

xFDh	Line status register			
	Bit7:0			
	Bit6 : Transmitter empty			
	Bit5 : Transmitter holding register empty			
	Bit4 : Break interrupt			
	Bit3 : Framing error			
	Bit2 : Parity error			
	Bit1 : Overrun error			
	Bit0 : Data ready			
xFEh	MODEM status register			
	Bit7 : Data carrier detect			
	Bit6 : Ring indicator			
	Bit5 : Data set ready			
	Bit4 : Clear to send			
	Bit3 : Delta data carrier detect			
	Bit2 : Trailing edge ring indicator			
	Bit1 : Delta data set ready			
	Bit0 : Delta clear to send			
xFFh	Scratch register			
	Independent data for General Data			

Configuration Register settings are carried out by the BIOS, but the settings are listed here for reference. Settings can also be made for the infrared communications protocol. Read/Write operations on the Configuration Registers use I/O ports E5h and E7h.

For UART1, the I/O address and interrupt numbers can be changed by setting UART1 Configuration [UART1CFG] in the Configuration Registers.

Bit	1, 0	UART1 I/O	bit 1	bit 0
		Address bit 1 and 0	0	0 : I/O 3F8h - 3FFh
			0	1 : I/O 2F8h - 2FFh
			1	0 : I/O 3E8h - 3EFh
			1	1 : I/O 2E8h - 2EFh
	3, 2	UART1 IRQ	bit 3	bit 2
		bit 1 and 0	0	0 : IRQ4
			0	1 : IRQ3
			1	0 : IRQ11
			1	1 : IRQ10
	4	UART1 Enable	0	: Disable
			1	: Enable

## Table 5.4.2 UART1 Configuration

For UART2, the I/O address and interrupt numbers can be changed by setting UART2 Configuration [UART2CFG] in the Configuration Registers. It is also possible to select the infrared communications protocol for UART2.

Bit	1, 0	UART2 I/O	bit 1	bit 0
		Address bit 1 and 0	0	0 : I/O 3F8h - 3FFh
			0	1 : I/O 2F8h - 2FFh
			1	0 : I/O 3E8h - 3EFh
			1	1 : I/O 2E8h - 2EFh
	3, 2	UART2 IRQ	bit 3	bit 2
		bit 1 and 0	0	0 : IRQ4
			0	1 : IRQ3
			1	0 : IRQ11
			1	1 : IRQ10
	4	UART2 Enable	0	: Disable
			1	: Enable
	5	UART2 IR Enable	0	: Serial Port
			1	: IR Port
	6	UART2 IR Polarity	Polarity	y of IRTX pin
			0	: Active high
			1	: Active low
	7	UART2 IrDA-SIR/D-ASK	Infrare	d communications
			protoco	ol
			0	: IrDA-SIR protocol
			1	: Digital ASK protocol

Table 5.4.3	<b>UART2</b> Configuration
-------------	----------------------------

# 5.4.3 Serial port buffers

These serial port signals have the capability to directly drive TTL loads such as those used for modem signals. However, for long-distance transmissions such as those made via RS-232C or RS-422 interfaces, external buffers that satisfy the corresponding standards are necessary.

# 5.4.4 Infrared Communications

The CARD-486HB/486HBL incorporates an infrared communications function. Simply by connecting an external photoemitter/receiver module, infrared communications become possible. There are two communications protocols: IrDA-SIR-1.0 and Digital ASK. These are selected in the BIOS setup, and for COM B, either of IrDA-SIR-1.0 and Digital ASK can be selected. Fig. 5.4.1 shows the UART configuration.




Figure 5.4.1 COMB URAT Diagram

# IrDA-SIR-1.0 protocol

Modulation and demodulation in the IrDA-SIR-1.0 standard are as follows.




Figure 5.4.2 IrDA-SIR-1.0 protocol modulation




Figure 5.4.3 IrDA-SIR-1.0 protocol demodulation

## **Digital ASK protocol**

Modulation and demodulation in the Digital ASK protocol are as follows. Wherein for the 500 kHz signal is used 1/28 division of the 14 MHz pin of this IC.




Figure 5.4.4 Digital ASK protocol modulation




Figure 5.4.5 Digital ASK protocol demodulation

# 5.5 Parallel Port Interface

The following are the features of this system's parallel port interface.

\*Compatible with ISA-style unidirectional parallel ports \*PS/2-style bidirectional parallel port \*No external buffers required \*High-speed parallel port support

#### 5.5.1 Parallel port signals

Parallel port control and data signals are shown below.

## **Control signals**

#### Line PrinTer STROBE(LPTSTROBE#)

Used as a data read signal for parallel peripheral devices. In high-speed parallel port mode, this signal is used to indicate the write cycle.

#### Line PrinTer Auto Line FeeD(LPTAFD#)

When this signal is active, the parallel printer inserts a line feed after every line. In high-speed parallel mode, this signal is used as a data strobe. This signal can also be used as a data latch signal in write cycles and as a buffer enable signal in read cycles.

#### Line PrinTer BUSY (LPTBUSY)

This signal indicates that the printer is not ready to accept data from the CARD-486HB/486HBL. In high-speed parallel mode, this is used as a wait signal (WAIT#).

#### Line PrinTer ACKnowledge (LPTACK#)

This signal indicates that the data transmission is completed and there is a state of readiness for the next transmission. In high-speed parallel mode, this is used as an interrupt signal (Intr). This input is connected to the interrupt controller.

#### Line PrinTer ERROR(LPTERROR#)

This signal is used by peripheral devices to teport errors.

#### Line PrinTER Paper End(LPTPE#)

This signal is used to indicate that the printer has run out of paper.

#### Line PrinTer INITialize(LPTINIT#)

Printer initialization signal.

#### Line PrinTer SeLeCT IN(LPTSLCTIN#)

This signal is used to select the peripheral device currently connected to the port. In high-speed parallel port mode, this signal is used as an address strobe.

#### Line PrinTer SeLeCTed(LPSLCT)

This signal is used to select the peripheral device currently connected to the port. In high-speed parallel port mode, this signal is used as an address strobe.

#### Line PrinTer DIRection(LPTDIR)

This signal is used for directional control for external buffers.

# 5.5.2 Parallel port functions

The parallel port signal timing is controlled by software.

The parallel port registers are as follows. In the I/O Address, "x" is 3 for LPT1, and 2 for LPT2.

I/O Address	Description			
X78h	Parallel port data register			
X79h	Parallel port status register			
	Bit 7 : 0-Printer Busy			
	Bit 6 : 0-Acknowledge			
	Bit 5 : 1-Out of paper			
	Bit 4 : 1-Printer is selected			
	Bit 3 : 0-Error			
	Bits [0-2] : Not Used			
X7Ah	Parallel port control register			
	Bits [6-7] : Reserved			
	Bit 5 : direction, PS/2 mode only			
	Bit 4 : Interrupt enable, 1-enable, 0-disable			
	Bit 3 : Select printer, 1-select			
	Bit 2 : Initialize printer, 0-initialize			
	Bit 1 : Automatic line feed, 1-automatic			
	Bit 0 : Data Strobe			
X7Bh	Auto address strobe register			
X7Ch	Auto data strobe register			
X7Dh	Auto data strobe register			
X7Eh	Auto data strobe register			
X7Fh	Auto data strobe register			

 Table 5.5.1
 Parallel port registers

## 5.5.3 High-speed parallel mode functions

In the high-speed parallel (EPP) mode, printer initialization and selection and error signals are the same as in the normal parallel mode. LPTSLCTIN# and LPTAFD# are automatically generated as data strobe and address strobe signals to the parallel device. LPTSTROBE# is used as a signal indicating the write cycle. For details refer to the BIOS Reference Manual.

# 5.5.4 Parallel port buffring

The CARD-486HB/486HBL parallel port can drive a low load device without buffering, but basically it is recommended for use with an external buffer connected.

The standard setting of the CARD-486HB/486HBL is for a uni-directional parallel port. Fig. 5.5.1 is an example connection diagram, and Fig. 5.5.2 shows an example with a 74LS244 external buffer connected.




Figure 5.5.1 ISA style uni-directional parallel port interface




Figure 5.5.2 ISA style uni-directional parallel port interface (with buffer)

One problem with using an external buffer is that applications that require a key device for the parallel port may not operate.

When operating in PS/2-compatible mode, the port is bidirectional. The connections are illustrated in Fig.5.5.3. When using an external buffer, use an 74LS245-equivalent, and use LPTDIR# for directional control for the buffer.




Figure 5.5.3 PS/2 style bi-directional parallel port interface

# 5.5.5 Pin configuration

Table 5.5.2 shows the pin assignments for ISA parallel port and high-speed parallel port mode.

Pin	Standard Mode	EPP Mode
1	STROBE#	WRITE#
2	PPD0	PPD0
3	PPD1	PPD1
4	PPD2	PPD2
5	PPD3	PPD3
6	PPD4	PPD4
7	PPD5	PPD5
8	PPD6	PPD6
9	PPD7	PPD7
10	ACK#	INTR#
11	BUSY	WAIT#
12	PE#	PE#
13	SLCT#	SLCT#
14	AFDXT#	DSTRB#
15	ERROR	ERROR
16	INIT	INIT
17	SLCTIN#	ADSTB#
18	GND	GND
19	GND	GND
20	GND	GND
21	GND	GND
22	GND	GND
23	GND	GND
24	GND	GND
25	GND	GND

 Table 5.5.2
 25-pin Connector Pin Assingment

# 5.6 Power Management

CARD-486HB/486HBL supports power management functions. The features of this system are:

- \*Suspend, resume function
  - -Support for suspend/resume button
  - -Suspend timer possible
- \*Support for output pins for programmable system power management

\*Support for battery monitor pin

# 5.6.1 Power management signals

#### System Management OUTput (SMOUT [3:0])

These signals activate the idle state of various devices for power control. Refer to "Minimizer SMOUT Pin Assignments" in the *BIOS Reference Manual* for details of each signal.

#### SUSpend STATus (SUSSTAT#)

This signal indicates that CARD-486HB/486HBL is in the suspended state. This signal can also be used as a power supply control signal.

#### EXTernal System Management Interrupt (EXTSMI#)

This signal is used to request a system management interrupt from CARD-486H/486HBL.

#### Suspend Resume BuTtoN (SRBTN#)

This input signal is used to enter the suspended state and to wake up from the suspended state.

#### BATTery WARNing (BATTWARN#)

This input signal is used to warn when the battery's remaining capacity is low. When this warning is issued, a warning beep is sounded by the speaker interface.

#### **BATTery LOW (BATTLOW#)**

When this signal goes active (when the battery capacity has dropped), CARD-486HB/486HBL either issues a warning or enters the suspended state.

#### **BATTery DEAD (BATTDEAD#)**

This signal indicates to the system that there is insufficient battery power to operate the system.

#### POWERGOOD

This signal indicates that the system power supply is normal. POWERGOOD goes active when the system power supply is within the prescribed voltage range. Timing rules are described later.

For further details on power management, refer to the BIOS reference manual.

# 5.6.2 Suspend and Resume Control

The CARD-486HB/486HBL supports functions to suspend the system, and thereafter to resume, that is, to return to the state immediately before the suspension. The suspend function puts all the CARD-486HB/486HBL devices in the power save mode, and maintains the system in a low power consumption state.

Depending on the operating mode of the CARD-486HB/486HBL, it is possible to switch to the suspend state automatically. It is also possible to suspend the system under the control of the suspend/resume button (SRBTN#) input, from low battery detection, or by software. For details, refer to the BIOS reference manual.




Fig. 5.6.1 is a block diagram of the suspend/resume circuit.

Figure 5.6.1 Suspend/Resume Block Diagram

The power supply to the CARD-486HB/486HBL is from MAIN-BATTERY. When the system is suspended, SUSSTAT# (active low signal, low in the suspend state) stops power supply to devices other than the CARD-486HB/486HBL. At this time, the CARD-486HB/486HBL is in the suspended state, and the main memory, video memory, and registers are maintained by a low capacity power supply.

The POWERGOOD signal indicates the state of the power supply (VCC5, VCC3), and is supplied to the CARD-486HB/486HBL. Also the BATTWARN# and BATTLOW# signals are supplied to the CARD-486HB/486HBL for system power supply monitoring. While the system is operating, if BATTLOW# becomes active, a speaker alarm is given to indicate that the battery capacity is low. When this signal is inactive the CARD-486HB/486HBL does not resume. The resume operation is started by an RTC alarm, modem ring, or SRBTN# input. When the resume state machine resumes, SUSTAT# is sent high, and RESETDRV is issued.

# 5.7 Keyboard Controller

The CARD-486HB/486HBL keyboard controller is emulated in software, to be function-compatible with an 8042. Its principal functions are as follows:

\*AT-and PS/2-compatible standard command support \*Standard AT and PS/2 keyboard support \*PS/2-compatible mouse support

# 5.7.1 Signals concerning the keyboard controller

#### KeyBoard CLocK (KBCLK)

Clock signal for the keyboard interface

# KeyBoard DATA (KBDATA)

Data signals for the keyboard interface

**MouSe CLocK (MSCLK)** Clock signal for the mouse interface

#### MouSe DATA (MSDATA)

Data signals for the mouse interface

#### 5.7.2 Explanation of registers and commands

The register and commands are briefly described below.

#### Status register 064h read only

BIT	PS/2 Compatible Mode
7	Parity Error Flag
6	General Time Out
5	Aux. Data Flag
4	Keyboard Password Unlocked
3	Command Flag
2	System Flag
1	Input Buffer Full
0	Output Buffer Full

#### Output buffer 060h read only

Port for outputting scan codes received by this controller from the keyboard.

#### Input buffer 060h write only

Port for data input to this controller.

#### Command register 064h write only

Port for command output to this controller. The following commands are supported:

Standard Keyboard Commands

Set/Reset Status Indicators Command(0EDh)
Echo Command(0EEh)
Select Alternate Scan Code Command(0F0h)
Read ID Command(0F2h)
Set Typematic Rate/Delay Command(0F3h)
Enable Command(0F4h)
Default Disable Command(0F5h)
Set Default Command(0F6h)
Set Keys Command(0F7h-0FDh)
Reset Command(0FFh)

Standard Controller Command

Write Controller Command Byte(60h) Read Controller Command Byte(20h) Test Password Installed(0A4h) Load Password(0A5h) Enable Password(0A6h) Diable Auxiliary Device Interface(0A7h) Enable Auxiliary Device Interface(0A8h) Test Auxiliary Device Interface(0A9h) Self Test(0AAh) Keyboard Interface Test(0ABh) Disable Keyboard Interface(0ADh) Enable Keyboard Interface(0AEh) \* Read Input Port(0C0h) \* Read Output Port(0D0h) \* Write Output Port(0D1h) Write Keyboard Output Buffer(0D2h) Write Auxiliary Output Buffer(0D3h) Write Auxiliary Device Command(0D4h) \* Read Test Input Command(0E0h) Pulse Both Reset and Gate A20(0FCh)

\* In the Read Input Port (0C0h) command, the value returned is not a physical input port value, but an emulated value.

The Read Output Port (0D0h) command also returns not a physical input port value, but an emulated value. All that can be changed by Write Output Port (0D1h) is bit 1, Gate A20 control, and other bits are ignored. In the Read Test Input Command (0E0h) command, the value returned is not a physical Test Input Port value, but an emulated value.

# 5.7.3 Keyboard and mouse interfaces

Fig.5.7.1 illustrates the keyboard and mouse interfaces.




Figure 5.7.1 Mouse/Keyboard Connection Sample

Control the keyboard and mouse power supply simultaneously with the card power supply. Check the keyboard and mouse specifications before determining the external resistance value.

# 5.8 VGA Controller

The CARD-486HB is equipped with an Seiko Epson SPC8110 as display controller. The following are some of its features:

- Standard VGA mode support
- Simultaneous CRT and LCD display
- Suspend function support
- 256/256K color display
- Monochrome STN-LCD 64 gray level display
- Color STN-LCD support
- 256K-color TFT color LCD support
- Direct CRT and LCD connection possible

## 5.8.1 CRT and LCD interface signals

This system is equipped with a CRT interface and an LCD interface. The signals used in these interfaces are described below.

#### **CRT** interface signals

Horizontal SYNC (HSYNC) Horizontal snchronization signal for the monitor

#### Vertical SYNC (VSYNC)

Vertical synchronization signal for the monitor

#### **RED video (RED)**

This analog output supplies current corresponding to the red pixels to be displayed.

#### **GREEN video (GREEN)**

This analog output supplies current corresponding to the green pixels to be displayed.

#### **BLUE video (BLU)**

This analog output supplies current corresponding to the blue pixels to be displayed.

#### LCD interface signals

#### Flat Panel Vertical Timing (FPVTIM)

Indicates the start of a new frame for a flat panel display.

#### Flat Panel Horizontal Timing (FPHTIM)

This signal advances the row shift register for an LCD panel display.

#### Flat Panel Blank (BLANK#)

This signal indicates the blanking interval in which data should not be displayed on a TFT LCD panel. This controls the display enable signal for a TFT LCD panel.

#### Flat Panel Dot Clock (FPDOTCLK)

Dot shift clock for a flat panel display.

#### Extended Panel Dot Clock (EXDOTCLK)

This is a special LCD panel dot clock, which is normally not used.

Flat Panel Data (LD [17:0])

Display data for a flat panel display.

#### Flat Panel Vcc On (FPVCCON)

This signal controls the LCD panel logic power supply, and is used together with FPVEEON. This is used to power the panel on and off.

#### Flat Panel Vee On (FPVEEON)

This signal controls the LCD panel drive power supply, and is used together with FPVCCON. This is used to power the panel on and off.

# 5.8.2 Video modes

The CRT and LCD video modes supported by this system are described below.

# **CRT Video Mode**

Mode	No. of	Char.x	Char	Screen	Display	Hori.	Verti
NO.	Colors	Row	Cell	Format	Mode	Freq.	Freq.
						KHz	Hz
0,1	16/256k	40x25	9x16	360x400	Text	31.5	70
2,3	16/256k	80x25	9x16	720x400	Text	31.5	70
4,5	4/256k	40x25	8x8	320x200	Graphics	31.5	70
6	2/256k	80x25	8x8	640x200	Graphics	31.5	70
7	Monochrome	80x25	9x16	720x400	Text	31.5	70
D	16/256k	40x25	8x8	320x200	Graphics	31.5	70
Е	16/256k	80x25	8x14	640x200	Graphics	31.5	70
F	Monochrome	80x25	8x14	640x350	Graphics	31.5	70
10	16/256k	80x25	8x14	640x350	Graphics	31.5	70
11	2/256k	80x30	8x16	640x480	Graphics	31.5	60
12	16/256k	80x30	8x16	640x480	Graphics	31.5	60
13	256/256k	40x25	8x8	320x200	Graphics	31.5	70
100	256/256k	80x50	8x8	640x400	Graphics	31.5	70
101	256/256k	80x60	8x8	640x480	Graphics	31.5	60
102,6A	16/256k	100x75	8x8	800x600	Graphics	48	72
103	256/256k	100x75	8x8	800x600	Graphics	34	51.5
104	16/256k	128x96	8x8	1024x768	Graphics	48	60

# LCD Video Mode

Mode	Mono. STN	Color STN	Color TFT	Char.x	Char.	Screen	Display
No.	Number of	Number of	Number of	Row	Cell	format	Mode
	gray scale	colors	colors				
0,1	16	16/256K	16/256K	40x25	9x16	360x400	Text
2,3	16	16/256K	16/256K	80x25	9x16	720x400	Text
4,5	4	4/256K	4/256K	40x25	8x8	320x200	Graphics
6	2	2/256K	2/256K	80x25	8x8	640x200	Graphics
7	2	Mono.	Mono.	80x25	9x16	720x400	Text
D	16	16/256K	16/256K	40x25	8x8	320x200	Graphics
Е	16	16/256K	16/256K	80x25	8x14	640x200	Graphics
F	2	Mono.	Mono.	80x25	8x14	640x350	Graphics
10	16	16/256K	16/256K	80x25	8x14	640x350	Graphics
11	2	2/256K	2/256K	80x30	8x16	640x480	Graphics
12	16	16/256K	16/256K	80x30	8x16	640x480	Graphics
13	64	256/256K	256/256K	40x25	8x8	320x200	Graphics
100	64	256/256K	256/256K	80x50	8x8	640x400	Graphics
101	64	256/256K	256/256K	80x60	8x8	640x480	Graphics
102,6A	64	16/256K	16/256K	100x75	8x8	800x600	Graphics
103	64	256/256K	256/256K	100x75	8x8	800x600	Graphics
104	64	16/256K	16/256K	128x96	8x8	1024x768	Graphics


# 5.8.3 Panel interface

A representative example of the connections between this system and a dual-scan monochrome monitor is shown below.

CARD-PC	dual-scan m	onochrome panel
	FPVTIM FPHTIM FPDOTCLK LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0 FPAC	LFS LLCLK DOTCLK UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD2 LD1 LD0 AC
	FPVCCON +5V 0 0	VDD
	FPVEEON	VEE

Figure 5.8.1 Dual-scan Monochrome Panel Connection Sample

The following description covers the principal panel interfaces supported by this system.



•  $640 \times 480$  Monochrome Dual Panel (8 bit)

Figure 5.8.2 8 bit Monochrome Dual Panel Interface

**EPSON** 




Figure 5.8.3 8 bit Monochrome Single Panel Interface

•  $640 \times 480$  TFT color panel

•  $640 \times 480$  Single Monochrome Panel (8 bit)




Figure 5.8.4 TFT Color Panel

The LCD panel requires special control with respect to the logic power supply, liquid crystal drive power supply, and control signals. For the CARD-486HB to meet these requirements, a ROM Adaptation Kit (RAK) can be used, and control carried out as shown in Fig. 5.8.5.




Figure 5.8.5 Panel Power Supply Control Timing

The panel connections differ according to the manufacturer of the panel and according to the panel settings. Therefore, it is necessary to check the specific connection requirements of the panel to be used.

# 5.9 Floppy Disk Controller

CARD-486HB is equipped with an IBM PC/AT-compatible floppy disk controller. The features of the FDD interface are:

\*Permits connection with up to two drives

\*Supports both 5-inch and 3.5-inch FDDs

\*Supports transfer rates of 250Kbps, 300Kbps, and 500Kbps

\*Built-in driver/receiver for the drives (drive current IoL=38mA)

\*Two-mode floppy disk drive support

#### 5.9.1 Floppy disk control signals

**DRIVE SELECT 1 (FDDS1#)** 

Drive 1 select signal.

**DRIVE SELECT 2 (FDDS2#)** Drive 2 select signal.

#### MOTOR ON 1 (FDMT1#)

"Motor on" signal for drive 1.

MOTOR ON 2 (FDMT2#)

"Motor on" signal for drive 2.

**STEP (FDSTEP#)** Step pulse signal that indicates the number of steps the head is to move.

#### **DIRECTION (FDDIR)**

This signal indicates the direction of a seek operation. LOW indicates the seek is towards the inner track, and HIGH indicates that the seek is towards the outer track.

#### SIDE (FDSIDE)

This signal selects head 0 or head 1. LOW selects head 1, HIGH selects head 0.

**READ DATA (FDRD#)** Input for data read from the drive.

**WRITE DATA (FDWD#)** Output for data to be written to the drive.

**WRITE ENABLE (FDWE#)** This signal instructs the drive to write

**WRITE PROTECT (FDWP#)** This signal from the drive indicates that the media is write-protected.

**DISK CHANGE (FDDCHG#)** Disk change signal from the drive.

**INDEX (FDINDEX#)** Drive index detection signal.

**TRACK 0 (FDTRK0#)** This signal indicates that the head is positioned at track 0.

#### HIGH DENSITY SELECT (FDHIDEN)

When this signal is high it indicates high density. According to the BIOS settings, this signal can also be used for the mode setting signal for three-mode floppy disk drive support.

# 5.9.2 Floppy disk interface

Floppy Disk Interface I/O Ports

I/O Address	Decription					
3F2H WO	Digital output register					
	Bit7 : Reserved					
	Bit6 : Reserved					
	Bit5 : Drive 2 Motor Enable					
	Bit4 : Drive 1 Motor Enable					
	Bit3 : Enable Diskette Interrupt and					
	DMA					
	Bit2 : Diskette Function Reset					
	Bit1 : Reserved					
	Bit0 : Drive Select 0-Drive1, 1-Drive2					
3F4H	Main Status register					
3F5H	Data register					
3F7H WO	FDD Control Resister					
	Bit 1 Bit 0					
	0 0 500 Kbps					
	0 1 300 Kbps					
	1 0 250 Kbps					
	1 1 reserved					
3F7H RO	Digital Input Register					
	Bit7 : Diskette Change					
	Bits [0-6] : Hard DISK Controller					

A typical connection example for a floppy disk drive is shown in Fig.5.9.1.




Figure 5.9.1 Floppy Disk Drive Connection Sample

Set the external resistance according to the characteristics of the floppy disk drive.

# 5.10 RTC and CMOS RAM Interface

CARD-486HB/486HBL has a built-in RTC (for clock and calendar functions) and CMOS RAM that can be backed up. Because this interface is provided with pins for backing up the RTC and CMOS RAM, it is necessary to supply power form a battery or other source when providing backup. When this is not used, the BIOS is used to save the contents of CMOS memory. For details, refer to the BIOS reference manual.

# 5.10.1 Description of Registers

CARD-486HB/486HBL is equipped with an ISA standard RTC (MC146818). The contents of the RTC can be preserved even when power is not supplied to the system, as long as power is supplied to the VBK pin.

The CMOS RAM built into the CARD-486HB/486HBL stores information required for booting the CARD-486HB/486HBL. When the CARD-486HB/486HBL is booted, expansion devices and system settings are set based on this information. Since with the standard BIOS VBK is not backed up, standard information is always used for booting. As a result, when used in a system configuration other than the standard system configuration, unless a backup power supply is connected to VBK, each time the system is booted it will be necessary to make the configuration settings. If, however, the ROM Adaptation Kit is used to change the standard BIOS settings, a backup is not required, but it will be necessary to reset the real time clock each time.

The CMOS RAM includes 128 bytes of information, including 10 bytes for second, minute, hour, day-of-theweek, day, month, and year, and 4 bytes of control data.

The address map for standard CMOS RAM is shown in the following table.


Index	Register
00H	Second
01H	Second (Alarm)
02H	Minute
03H	Minute (Alarm)
04H	Time
05H	Time (Alarm)
06H	Day of the week
07H	Day
08H	Month
09H	Year
0AH	Control Register A
0BH	Control Register B
0CH	Control Register C
0DH	Control Register D
0EH~7FH	Data Area

The RTC is accessed via the RTC index and data ports. Standard CMOS RAM is accessed via I/O ports 70H and 71H.

I/O Address	R/W	Description	
0070H	R/W	CMOS RAM address port	
		Bit 7 = NMI Mask	
		1- disable, 0- enable	
		Bit 0-6 = Standard CMOS RAM INDEX	
0071H	R/W	CMOS RAM data port	

# 5.10.2 VBK

This pin is provided for backup for the real time clock, CMOS RAM, and resume state machine. When power is supplied to the CARD-486HB/486HBL (in operation), the same power supply as VCC5 is supplied. For CMOS RAM backup, it is necessary to switch to a backup power supply (lithium battery etc.) in coordination with the CARD-486HB/486HBL power off timing.



An example circuit for switching the power supply is shown in Fig.5.10.1.



## 6. ENVIRONMENTAL CONDITIONS

SCE8643600, SCE8643603

SCE8640600, SCE8640603

SCE8643605

**Operating temperature (operating)** 


6.1

# Ta is specified with the supply voltage at its typical value. For the specified position for Tc refer to Fig. 6.1.1. The card PC operating temperature is satisfactory provided that either of the Ta or Tc specifications is met. It is not necessary to meet both specifications. Ta 0 to 70°C Operating temperature (suspended): all models Storage temperature: Ta -20 to 75°C all models (with no condensation) 17m 17mm Φ3 Case temperature specification position 118

Ta 0 to 55°C or Tc 0 to 70°C

Ta 0 to 50°C or Tc 0 to 70°C

Ta 0 to 65°C or Tc 0 to 70°C



#### 6.2 Humidity

Storage humidity:

236

0% to 90% (with no condensation)

119

# 6.3 WITHSTANDING ELECTROSTATIC DISCHARGE

$15 kV, 100 pF, 1.5 k\Omega$ (wi	th no damage to the device)
----------------------------------	-----------------------------

# 7. MECHANICAL CHARACTERISTICS

# 7.1 Insertion/Removal Force

Insertion Force:No more than 98.0N (10kgf)Removal Force:At least 9.8N (1kgf)

# 7.2 Bending

Apply 19.6N (2Kgf) to the unsupported end of the card while the other end is held in place. Once per side.

# 7.3 Dropping

From a height of 75cm on vinyl tile, twice in each of three directions

# 7.4 Twisting

1.23Nm (12.6kgcm), held for 5 minutes, repeated for 5 cycles

# 7.5 Operating Vibration

1.5G, full amplitude of 0.7mm, 10 to 55Hz, XYZ (when using the SEK6676P01 stopper)

# 7.6 Insertion/Removal

1000 times (using the special connector)

# 7.7 Load

98N (10Kgf)

# 8. Maximum Ratings

Item	Rating	
Temperature under Bias	Ta 0 to 70°C	
Storage Temperature	Ta -20 to 75°C	
Supply Voltage	Vcc3	-0.3 to 4.6V
	Vcc5	-0.3 to 6V
	VBK	-0.3 to 6V
	VPGM	-0.3 to 14V
Input/Output Voltage	-0.3 to Vcc+0.5V	

# 9. DC CHARACTERISTICS (Recommended and Nominal)

## **Power Source**

Symbol	Parameter	Min	Max	Unit	Note		
Vcc5	Supply Voltage	4.75	5.25	V	Indicated in the pin assignment diagram as VCC5		
Vcc3	Supply Voltage	3.0	3.6	V	Indicated in the pin assignment diagram as VCC3		
VBK	Supply Voltage	2.5		V	In normal operation the same as VCC5		
VPGM	Supply Voltage	0	6.5	V	For flash reads		
VPGM	Supply Voltage	11.4	12.6	V	For flash writes; the power for writing must be supplied		
					after VCC5 and VCC3 have settled. I=30mA (Max)		

# **PWRGOOD** signal

	0				
Symbol	Parameter	Min	Max	Unit	Note
VIL	Input Low Voltage		0.8	V	Refer to Fig. 9.15.
					Must not exceed 0.8V when backing up the RTC.
VIH	Input High Voltage	4.0	Vcc5+0.3	V	

# **ISA Bus Interface Section**

Symbol	Parameter	Min	Max	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage IoL=2mA		0.4	V	Applies to IRQ6 and DRQ2.
Voh	Output High Voltage IOH=-2mA	2.4		V	Applies to IRQ6 and DRQ2.
Vol	Output Low Voltage IOL=8mA		0.4	V	Applies to DACK0, 1, 2, 3 5, 6 and 7#, and to IRQ3, 4, 5, 7, 10, 11, and 12.
VOH	Output High Voltage IOH=-8mA	2.4		V	Applies to DACK0, 1, 3, 5, 6 and 7#, and to IRQ3, 4, 5, 7, 10, 11, and 12.
Vol	Output Low Voltage IoL=12mA		0.4	V	
Vон	Output High Voltage IOH=-12mA	2.4		V	
Vol	Iон=12mA Open Drain Output	2.4		V	Applies to the IOCHRDY and REF# pins.

# **Serial Interface**

Symbol	Parameter	Min	Max	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage		0.4	V	
	IoL=8mA				
Voh	Output High Voltage	2.4		V	
	Іон=-8тА				
Vol	Output Low Voltage		0.4	V	Applies to IRTXD.
	IOL=24mA				
Voh	Output High Voltage	2.4		V	Applies to IRTXD.
	Iон=-12mA				

#### **Parallel Interface**

Symbol	Parameter	Min.	Max.	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	VCC5+0.3	V	
Vol	Output Low Voltage IoL=8mA		0.4	V	
Vон	Output Low Voltage IOH=-8mA	2.4		V	
Vol	Output Low Voltage Open Drain Output IoL=12mA		0.4	V	Applies to LPTSTROBE#, LPTAFD#, LPTINIT#, and LPTSLCTIN#.

## **Floppy Disk Drive Interface**

Symbol	Parameter	Min	Max	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage		0.4	V	
	Open Drain Output				
	IoL=38mA				

## **LCD Interface**

	_				
Symbol	Parameter	Min.	Max.	Unit	Note
Vol	Output Low Voltage		0.4	V	
	IoL=24mA				
Voh	Output High Voltage	4.0		V	
	IOH=-8mA				
Vol	Output Low Voltage		0.4	V	Applies to FPVCCON and FPVEEON.
	IoL=6mA				
Voh	Output High Voltage	4.0		V	Applies to FPVCCON and FPVEEON.
	Іон=-2mA				

## **Mouse/Keyboard Interface**

Symbol	Parameter	Min	Max	Unit	Note
$V_{T+}$	Input Low Voltage	-0.5	0.6	V	
V <sub>T</sub> -	Input High Voltage	2.4	Vcc5+0.5	V	
VIH	Input Hysteresis Voltage	0.1		V	
Vol	Output Low Voltage		0.4	V	
	Open Drain Output				
	IOL=24mA				

#### **IDE Interface**

Symbol	Parameter	Min.	Max.	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage		0.4	V	Applies to HD7, HDCS0#, and HDCS1#.
	IoL=12mA				
Voh	Output High Voltage	2.4		V	Applies to HD7, HDCS0#, and HDCS1#.
	IOH=-12mA				
Vol	Output Low Voltage		0.4	V	Applies to HDIR, HDENL#, and HDENH#.
	IoL=4mA				
Voh	Output High Voltage	2.4		V	Applies to HDIR, HDENL#, and HDENH#.
	Іон=-4mA				

## **Power Management Interface**

Symbol	Parameter	Min.	Max.	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage IoL=8mA		0.4	V	
Voh	Output High Voltage IOH=-8mA	2.4		V	

#### Speaker Interface ROM Update Interface Watchdog Interface

Symbol	Parameter	Min.	Max.	Unit	Note
VIL	Input Low Voltage	-0.3	0.8	V	
VIH	Input High Voltage	2.0	Vcc5+0.3	V	
Vol	Output Low Voltage IoL=4mA		0.4	V	
Vон	Output High Voltage IOH=-4mA	2.4		V	

# **Current Consumption**

SCE8643600 (CARD-486HB 16MHz 1Mbyte RAM)			$Tc=0$ to $70^{\circ}C$				
Item	Conditions	Standard					
		Min.	Тур.	Max.			
Operating current consumption ICC3	When operating (MS-DOS prompt) Vcc3=3.3V±0.3V		320	450	mA		
Operating current consumption ICC5	When operating (MS-DOS prompt) VCC5=5.0V±5%		55	85	mA		
Current in suspended state ICC3	In suspended state V <sub>CC3</sub> =3.3V±0.3V		0.4	1.2	mA		
Current in suspended state ICC5	In suspended state V <sub>CC5</sub> =5.0V±5%		0.3	0.9	mA		
Backup current IBK	During backup V <sub>BK</sub> =3.0V		3.0	15.0	μΑ		

SCE8643603 (CARD-486HB 16MHz 4Mbyte RAM)			Tc=0 to $70^{\circ}$ C			
Item	Conditions	Standard				
			Тур.	Max.		
Operating current consumption ICC3	When operating (MS-DOS prompt) V <sub>CC3</sub> =3.3V±0.3V		320	450	mA	
Operating current consumption ICC5	When operating (MS-DOS prompt) VCC5=5.0V±5%		55	85	mA	
Current in suspended state ICC3	In suspended state Vcc3=3.3V±0.3V		0.4	1.2	mA	
Current in suspended state ICC5	In suspended state VCC5=5.0V±5%		0.3	0.9	mA	
Backup current IBK	During backup V <sub>BK</sub> =3.0V		3.0	15.0	μΑ	

#### SCE8643605 (CARD-486HB 33MHz 4Mbyte RAM)

Tc=0 to 70°C

Item	Conditions		Unit		
		Min.	Тур.	Max.	
Operating current consumption ICC3	When operating (MS-DOS prompt) V <sub>CC3</sub> =3.3V±0.3V		450	700	mA
Operating current consumption ICC5	When operating (MS-DOS prompt) V <sub>CC5</sub> =5.0V±5%		55	85	mA
Current in suspended state ICC3	In suspended state V <sub>CC3</sub> =3.3V±0.3V		0.4	1.2	mA
Current in suspended state ICC5	In suspended state VCC5=5.0V±5%		0.3	0.9	mA
Backup current Івк	During backup VBK =3.0V		3.0	15.0	μΑ



Item	Conditions		Unit		
		Min.	Тур.	Max.	
Operating current consumption ICC3	When operating (MS-DOS prompt) VCC3=3.3V±0.3V		145	220	mA
Operating current consumption ICC5	When operating (MS-DOS prompt) V <sub>CC5</sub> =5.0V±5%		10	16	mA
Current in suspended state ICC3	In suspended state V <sub>CC3</sub> =3.3V±0.3V		0.2	0.6	mA
Current in suspended state ICC5	In suspended state V <sub>CC5</sub> =5.0V±5%		0.2	0.6	mA
Backup current IBK	During backup VBK=3.0V		3.0	15.0	μΑ

#### SCE8640603 (CARD-486HBL 16MHz 4Mbyte RAM)

Tc=0 to 70°C

Item	Conditions		Unit		
		Min.	Тур.	Max.	
Operating current consumption ICC3	When operating (MS-DOS prompt) VCC3=3.3V±0.3V		145	220	mA
Operating current consumption ICC5	When operating (MS-DOS prompt) VCC5=5.0V±5%		10	16	mA
Current in suspended state ICC3	In suspended state VCC3=3.3V±0.3V		0.2	0.6	mA
Current in suspended state ICC5	In suspended state V <sub>CC5</sub> =5.0V±5%		0.2	0.6	mA
Backup current IBK	During backup V <sub>BK</sub> =3.0V		3.0	15.0	μΑ

#### **Pin Electrical Characteristics**

This section describes the characteristics of each pin in CARD-486HB/486HBL. It also describes the pin states in the suspend state. The following table describes the meanings of the entries in the columns under the various legends.

CARD-486HBL does not have video nor FDD interface.

Characteristic		Identifier of signal
Туре	Indicates the pin	type
	Ι	: Input pin
	0	: Output pin
	O OD	: Open drain output
	IO	: Bi-directional
	IO OD	: Input/output; open drain output
	POWER	: Power Supply
Termination	Internal terminat	tion resistance and termination method:
	HOLD	: Bus Hold
	??PU	: ??-Ω pull-up resistance
	??PD	: ??-Ω pull-down resistance
	??ST	: ??- $\Omega$ damping resistance
	External	: External termination is required
drive	Drive current (m	A) for output and bi-directional termination.
	Denoted I	OL and IOH .
susp	State of this pin	during the Suspend mode of Power Management
	This is valid in t	he system power management functions.
	Drive	: Drive High or Low
	Drv(0)	: Drive Low
	Drv(1)	: Drive High
	High-Z	: High impedance
	Active	: Active
	Imput	: Required fixed input level high or low

# **Signal Characteristics**

Pin	Group (EASI)	Signal name	Туре	Termination	drive (mA) IOL,IOH	susp
1	POWER Supply	GND	POWER			
2	10 WER Suppry	GND	POWER			
3		EXDOTCLK	0		24,-8	Drv(0)
4		LD6	0		24,-8	Drv(0)
5		LD0 LD4	0		24,-8	Drv(0)
6		LD4 LD2	0		24,-8	Drv(0)
7		LD2 LD0	0			
8		-	0		24,-8	Drv(0)
0 9		FPVTIM			24,-8	Drv(0)
9 10	LCD I/F	FPAC	0		24,-8	Drv(0)
-		FPVCCON	0		6,-2	Drv(0)
11		LD9	0		24,-8	Drv(0)
12		LD11	0		24,-8	Drv(0)
13		LD13	0		24,-8	Drv(0)
14		LD15	0		24,-8	Drv(0)
15		BLUE	0	150PD		
16	CRT I/F	GREEN	0	150PD		
17		RED	0	150PD		
18		VSYNC	0		12,-4	Drv(0)
19	LCD I/F	LD17	0		24,-8	Drv(0)
20		RESERVE				
21	MOUSE I/F	MSDATA	IO OD	External	24,-	Input
22	KEYBOARD I/F	KBDATA	IO OD	External	24,-	Input
23		FDWP#	Ι	External		Input
24	FDD I/F	FDINDEX#	Ι	External		Input
25		FDTRKO#	Ι	External		Input
26		FDWD#	O OD	External	38,-	High-Z
27		VCC5	POWER			
28	POWER Supply	VCC5	POWER			
29		VCC3	POWER			
30		VCC3	POWER			
31		FDDS2#	O OD	External	38,-	Drv
32	FDD I/F	FDMT2#	O OD	External	38,-	Drv
33		FDSIDE	O OD	External	38,-	Drv
34		FDDIR	O OD	External	38,-	Drv
35		RESERVE				
36	SERIAL I/F	COMBDTR#	0		8,-8	High-Z
37		COMBCTS#	Ι	50KPU		Input
38		COMBRTS#	0		8,-8	High-Z

Pin	Group (EASI)	Signal name	Туре	Termination	drive (mA) IOL,IOH	susp
39		COMBDSR#	Ι	50KPU		Input
40		COMADTR#	0		8,-8	High-Z
41	SERIAL I/F	COMACTS#	Ι	50KPU		Input
42		COMARTS#	0		8,-8	High-Z
43		COMADSR#	Ι	50KPU		Input
44		IRRXD	Ι	50KPU		Input
45		LPTSTROBE#	IO OD	4.7KPU	12,-	Input/Drive
46		LPTD0	IO	50KPD	8,-8	Input/Drive
47		LPTACK#	Ι	60KPU		Input
48	PARALLEL I/F	LPTPE	Ι	20KPD		Input
49		LPTD1	IO	50KPD	8,-8	Input/Drive
50		LPTD2	IO	50KPD	8,-8	Input/Drive
51		LPTD3	IO	50KPD	8,-8	Input/Drive
52		LPTD5	IO	50KPD	8,-8	Input/Drive
53		LPTD7	IO	50KPD	8,-8	Input/Drive
54		HDIR	0		8,-8	Drv(0)
55	IDE I/F	HDENL#	0		8,-8	Drv(1)
56		HDCS0#	0		12,-12	High-Z
57	POWER MANAGEMENT I/F	SUSSTAT#	0		8,-8	Drv(0)
58		BATTLOW#	Ι	50KPU		
59	POWER Supply	GND	POWER			
60		GND	POWER			
61	POWER MANAGEMENT I/F	BATTWARN#	Ι	50KPU		Input
62		PWRGOOD	Ι			
63	SPEAKER I/F	SPKOUT	0		4,-4	Drv(0)
64		FLOAT#	Ι	25KPU		
65	ROM UPDATE I/F	ROMCE0#	IO		4,-4	Drive
66		RESERVE				
67		SD7	IO	50KPU	12,-12	Input
68		SD6	IO	50KPU	12,-12	Input
69		SD5	IO	50KPU	12,-12	Input
70		SD4	IO	50KPU	12,-12	Input
71		SD3	IO	50KPU	12,-12	Input
72	ISA Bus	SD2	IO	50KPU	12,-12	Input
73		SD1	IO	50KPU	12,-12	Input
74		SD0	IO	50KPU	12,-12	Input
75		IOCHRDY	IO OD	1KPU	12,-	Input
76		AEN	0		12,-12	Drv(0)
77		SA19	IO	HOLD	12,-12	Drive
78		SA18	IO	HOLD	12,-12	Drive

#### CARD-486HB/HBL Hardware Manual

Pin	Group	Signal name	Туре	Termination	drive (mA)	susp
	(EASI)				IOL,IOH	
79		SA17	IO	HOLD	12,-12	Drive
80	ISA Bus	SA16	IO	HOLD	12,-12	Drive
81		SA15	IO	HOLD	12,-12	Drive
82		VCC3	POWER			
83	POWER Supply	VCC3	POWER			
84		VCC5	POWER			
85		VCC5	POWER			
86		SA14	IO	HOLD	12,-12	Drive
87		SA13	IO	HOLD	12,-12	Drive
88		SA12	IO	HOLD	12,-12	Drive
89		SA11	IO	HOLD	12,-12	Drive
90		SA10	IO	HOLD	12,-12	Drive
91		SA9	IO	HOLD	12,-12	Drive
92		SA8	IO	HOLD	12,-12	Drive
93		SA7	IO	HOLD	12,-12	Drive
94		SA6	IO	HOLD	12,-12	Drive
95		SA5	IO	HOLD	12,-12	Drive
96		SA4	IO	HOLD	12,-12	Drive
97		SA3	IO	HOLD	12,-12	Drive
98		SA2	IO	HOLD	12,-12	Drive
99	ISA Bus	SA1	IO	HOLD	12,-12	Drive
100		SA0	IO	HOLD	12,-12	Drive
101		SBHE#	IO	HOLD	12,-12	Drive
102		LA23	IO	HOLD	12,-12	Drive
103		LA22	IO	HOLD	12,-12	Drive
104		LA21	IO	HOLD	12,-12	Drive
105		LA20	IO	HOLD	12,-12	Drive
106		LA19	IO	HOLD	12,-12	Drive
107		LA18	IO	HOLD	12,-12	Drive
108		LA17	IO	HOLD	12,-12	Drive
109		MEMR#	IO	50KPU	12,-12	Drv(1)
110		MEMW#	IO	50KPU	12,-12	Drv(1)
111		SD8	IO	50KPU	12,-12	Input
112		SD9	IO	50KPU	12,-12	Input
113		SD10	IO	50KPU	12,-12	Input
114		SD11	IO	50KPU	12,-12	Input
115	POWER MANAGEMENT I/F	SMOUT3	0		8,-8	Drive
116		SMOUT1	0		8,-8	Drive
117	POWER Supply	GND	POWER			
118	** *	GND	POWER			

Pin	Group	Signal name	Туре	Termination	drive (mA)	susp
	(EASI)				IOL,IOH	
119	POWER Supply	GND	POWER			
120		GND	POWER			
121		FPDOTCLK	0		24,-8	Drv(0)
122		LD7	0		24,-8	Drv(0)
123		LD5	0		24,-8	Drv(0)
124		LD3	0		24,-8	Drv(0)
125	LCD I/F	LD1	0		24,-8	Drv(0)
126		FPHTIM	0		24,-8	Drv(0)
127		LD8	0		24,-8	Drv(0)
128		FPVEEON	0		6,-2	Drv(0)
129		BLANK#	0		24,-8	Drv(0)
130		LD10	0		24,-8	Drv(0)
131		LD12	0		24,-8	Drv(0)
132		LD14	0		24,-8	Drv(0)
133		BRTN				
134	CRT I/F	GRTN				
135		RRTN				
136		HSYNC	0		12,-4	Drv(0)
137	LCD I/F	LD16	0		24,-8	Drv(0)
138		RESERVE				
139	MOUSE I/F	MSCLK	IO OD	External	24,-	Drv(0)
140	KEYBOARD I/F	KBCLK	IO OD	External	24,-	Drv(0)
141		FDRD#	Ι	External		Input
142	FDD I/F	FDDCHG#	Ι	External		Input
143		FDWE#	O OD	External	38,-	High-Z
144		FDHIDEN	O OD	External	38,-	Drv
145		VCC5	POWER			
146	POWER Supply	VCC5	POWER			
147		VCC3	POWER			
148		VCC3	POWER			
149		FDDS1#	O OD	External	38,-	Drv
150	FDD I/F	FDMT1#	O OD	External	38,-	Drv
151		FDSTEP#	O OD	External	38,-	Drv
152		RESERVE				
153		DARXD	Ι	50KPU		Input
154		COMBRI#	Ι	50KPU		Active/Input
155	SERIAL I/F	COMBRXD	Ι	50KPD		Input
156		COMBTXD	0		8,-8	High-Z
157		COMBDCD#	Ι	50KPU		Input
158		COMARI#	Ι	50KPU		Active/Input

Pin	Group	Signal name	Туре	Termination	drive (mA)	susp
159	(EASI)	COMARXD	Ι	50KPD	IOL,IOH	Input
160	SERIAL I/F	COMARAD	0		8,-8	High-Z
161	SERIAL I/I	COMATAD COMADCD#	I	50KPU		
162		IRTXD	0	JUKF 0	24,-12	Input High 7
162		LPTAFD#	IO OD	 4.7KPU	12,-	High-Z Input/Drive
		LPTAFD# LPTERROR#			,	
164			I	60KPU		Input
165	DADALLEL I/E	LPTBUSY	I	20KPU		Input
166	PARALLEL I/F	LPTSLCT	I	20KPD		Input
167		LPTINIT#	IO OD	4.7KPU	12,-	Input/Drive
168		LPTSLCTIN#	IO OD	4.7KPU	12,-	Input/Drive
169		LPTD4	IO	50KPD	8,-8	Input/Drive
170		LPTD6	IO	50KPD	8,-8	Input/Drive
171		LPTDIR	0		8,-8	Drive
172		HD7	IO	50KPU	12,-12	Input
173	IDE I/F	HDENH#	0		8,-8	Drv(1)
174		HDCS1#	0		12,-12	High-Z
175	POWER MANAGEMENT I/F	VBK	POWER			
176		EXTSMI#	Ι	50KPU		Input
177	POWER Supply	GND	POWER			
178		GND	POWER			
179	POWER MANAGEMENT	RESERVE				
180		SRBTN#	Ι	50KPU		Active
181	WATCHDOG I/F	WDTIM#	0		4,-4	Drive
182		PGM				
183	ROM UPDATE I/F	RESERVE				
184		RESERVE				
185		RESETDRV	0		12,-12	Drv(0)
186		IOCHCK#	Ι	4.7KPU		Input
187		IRQ9	Ι	50KPU		Input
188		DRQ2	IO	50KPD	12,-2	Input/Drive
189		WS0#	Ι	1KPU		Input
190	ISA Bus	SMEMW#	0		12,-12	Drv(1)
191		SMEMR#	0		12,-12	Drv(1)
192		IOW#	IO	50KPU	12,-12	Drv(1)
193		IOR#	IO	50KPU	12,-12	Drv(1)
194		DACK3#	0		8,-8	Drv(1)
195		DRQ3	Ι	50KPD		Input
196		DACK1#	0		8,-8	Drv(1)
197		DRQ1	I	50KPD		Input
198		REF#	IO OD	1.2KPU	12,-	Input
199		SCLK	0	33ST	12,-12	Drv(0)

Pin	Group	Signal name	Туре	Termination	drive (mA)	susp
	(EASI)				IOL,IOH	
200		VCC3	POWER			
201	POWER Supply	VCC3	POWER			
202		VCC5	POWER			
203		VCC5	POWER			
204		IRQ7	IO	50KPU	8,-8	Input/Drive
205		IRQ6	IO	50KPU	12,-2	Input/Drive
206		IRQ5	IO	50KPU	8,-8	Input/Drive
207		IRQ4	IO	50KPU	8,-8	Input/Drive
208		IRQ3	IO	50KPU	8,-8	Input/Drive
209		DACK2#	0		8,-8	Drv(1)
210		TC	0		12,-12	Drv(0)
211		BALE	0		12,-12	Drv(0)
212		OSC	0	33ST	8,-8	Drv(0)
213		MEMCS16#	Ι	1KPU		Input
214		IOCS16#	Ι	1KPU		Input
215		IRQ10	IO	50KPU	8,-8	Input/Drive
216		IRQ11	IO	50KPU	8,-8	Input/Drive
217	ISA Bus	IRQ12	0	50KPU	8,-8	Drive
218		IRQ15	Ι	50KPU		Input
219		IRQ14	Ι	50KPU		Input
220		DACK0#	0		8,-8	Drv(1)
221		DRQ0	Ι	50KPD		Input
222		DACK5#	0		8,-8	Drv(1)
223		DRQ5	Ι	50KPD		Input
224		DACK6#	0		8,-8	Drv(1)
225		DRQ6	Ι	50KPD		Input
226		DACK7#	0		8,-8	Drv(1)
227		DRQ7	Ι	50KPD		Input
228		MASTER#	Ι	1KPU		Input
229		SD12	IO	50KPU	12,-12	Input
230		SD13	IO	50KPU	12,-12	Input
231		SD13	IO	50KPU	12,12	Input
232		SD15	IO	50KPU	12,-12	Input
232	POWER MANAGEMENT I/F	SMOUT2	0		8,-8	Drive
233		SMOUT0	0		8,-8	Drive
234	POWER Supply	GND	POWER			
235	i O welk Supply	GND	POWER			
230			TOWER			

# 10. AC CHARACTERISTICS (recommended and reference values)

## **ISA Bus Clock Timing**

Symbol	Parameter	Min.	Тур.	Max.	Unit
	SCLK Period for 16MHz	-	125	-	ns
	SCLK Period for 33MHz	-	120	-	ns

## **ISA Bus Timing**

Symbol	Parameter	Min.	Max.	Unit	Note
t301	BALE Active Delay from SCLK	-	25	ns	Fig.9
t302	BALE Inactive Delay from SCLK		25	ns	Fig.9
t303	LA17-23, SA2-16 Valid Delay from SCLK	-	25	ns	Fig.9
t304	LA17-23, SA2-16 Invalid Delay from SCLK	0	-	ns	Fig.9
t305	SA0-1, SBHE# Valid Delay from SCLK	-	30	ns	Fig.9
t306	SA0-1, SBHE# Invalid Delay from SCLK	0	-	ns	Fig.9
t307	Command Active Delay from SCLK	-	25	ns	Fig.9
	(8bit Memory Read/Write, I/O Read/Write Cycle, Halt Cycle)				
t308	Command Inactive Delay from SCLK	5	30	ns	Fig.9
t309	MEMCS16# Setup to SCLK	15	-	ns	Fig.9
<b>t</b> 310	MEMCS16# Hold from SCLK	15	-	ns	Fig.9
t311	IOCHRDY Setup to SCLK	15	-	ns	Fig.9
t312	IOCHRDY Hold from SCLK	15	-	ns	Fig.9
<b>t</b> 313	SD0-7,SD0-15 Setup to SCLK (Read Cycle)	15		ns	Fig.9
<b>t</b> 314	SD0-7,SD0-15 Hold from SCLK (Read Cycle)	5		ns	Fig.9
t315	SD0-7 Valid Delay from SCLK (8bit Write Cycle)	-	65	ns	Fig.9
t316	SD0-7, SD0-15 Invalid Delay from SCLK (Write Cycle)	0	20	ns	Fig.9
<b>t</b> 317	Command Active Delay from SCLK	-	30	ns	Fig.9
	(16bit Memory Read/Write Cycle)				
t318	ZEROWS# Setup to SCLK	15	-	ns	Fig.9
t319	ZEROWS# Hold from SCLK	15	-	ns	Fig.9
t320	SD0-15 Valid Delay from SCLK (16bit Write Cycle)	-	65	ns	Fig.9
t321	IOCS16# Setup to SCLK	15	-	ns	Fig.9
t322	IOCS16# Hold from SCLK	15	-	ns	Fig.9
t323	Command Active Delay from SCLK	-	45	ns	Fig.9
	(SMEMR#, SMEMW#)				
t324	Command Inactive Delay from SCLK	5	50	ns	Fig.
	(SMEMR#, SMEMW#)				
t35	DACKx# Active Delay from SCLK	-	75	ns	Fig. 9
<b>t</b> 36	DACKx# Inactive Delay from SCLK	-	75	ns	Fig. 9
<b>t</b> 37	SA0-7 Valid Delay from SCLK	-	50	ns	Fig. 9
t38	LA17-23 Valid Delay from DACKx#	-	30	ns	Fig. 9
t39	IOR#/IOW#/MEMW# Active from SCLK	-	70	ns	Fig. 9
<b>t</b> 40	IOR# Active Delay from SCLK	-	45	ns	Fig. 9
<b>t</b> 41	MEMR# Active Delay from SCLK	-	35	ns	Fig. 9
<b>t</b> 43	IOCHRDY Setup to SCLK	20	-	ns	Fig. 9
<b>t</b> 44	IOR# Inactive Delay from SCLK	-	60	ns	Fig. 9
t45	MEMR# Inactive Delay from SCLK	-	60	ns	Fig. 9
<b>t</b> 46	IOW#/MEMW# Inactive Delay from SCLK	-	60	ns	Fig. 9
<b>t</b> 48	DMA address invalid from SCLK	125	-	ns	Fig. 9
<b>t</b> 49	IOR# Float Delay from SCLK	-	80	ns	Fig. 9
t50	MEMR# Float Delay from SCLK	-	80	ns	Fig. 9
t51	IOW#/MEMW# Float Delay from SCLK	_	80	ns	Fig. 9

Symbol	Parameter	Min.	Max.	Unit	Note
<b>t</b> 67	HDCS0#/HDCS1# Active Delay from Address	-	30	ns	Fig 10.13
t68	HDENL#/HDENH# Output Active Delay IOR# Active	-	30	ns	Fig 10.13
t69	HDENL#/HDENH# Output Inactive Delay IOR# Inactive		45	ns	Fig 10.13
<b>t</b> 70	SD7 Read Data Valid Delay from HD7	-	30	ns	Fig 10.13
<b>t</b> 71	Address Hold from Command Inactive	40	-	ns	Fig 10.13
t72	SD7 Read Data Output Float from IOR# Inactive	-	45	ns	Fig 10.13
t73	IOCS16# Setup to Command	10	-	ns	Fig 10.13
<b>t</b> 74	IOCS16# Hold from Command	10	-	ns	Fig 10.13
t75	HD7 Write Data Valid from IOW# Active	-	50	ns	Fig 10.14
<b>t</b> 76	SD7 Write Data Hold from IOW# Inactive	30	-	ns	Fig 10.14
<b>t</b> 77	HD7 Write Data Float from IOW# Inactive	-	45	ns	Fig 10.14
<b>t</b> 78	HD7 Write Data Hold from IOW# Inactive	20	-	ns	Fig 10.14

#### **Power Supply Sequence**

Symbol	Parameter	Min.	Max.	Unit	Note
t11g	$V_{CC}3 = 3.0V$ Lag from	0	-	s	Fig 10.15
	$V_{CC}5 = 4.5V$				
t3	POWERGOOD Turn on Delay	50	-	ms	Fig 10.15
	from 3.0V of Vcc3 and 4.5V of Vcc5				
	when both V <sub>CCs</sub> are Ramping Up				
t3a	POWERGOOD Turn on Delay from 4.75V of V <sub>CC</sub> 5	0	-	ms	Fig 10.15
	when V <sub>CC</sub> 5 are Ramping Up				
t5	POWERGOOD Inactive Setup Time to 3.0V of V <sub>CC</sub> 3	0	-	s	Fig 10.15
	and 4.5V of Vcc5 when Both Vccs are Removed				
t9	RESETDRV Active Hold from POWERGOOD Active	3	-	ns	Fig 10.15

Note: It is mandatory that  $V_{CC5}$  V<sub>CC3</sub>. The card can be destroyed if this requirement is not satisfied.

#### Grayscale Single STN 8-bit LCD Interface

Symbol	Parameter	Min.	Тур.	Unit	Note
Pt1	FPVTIM setup to FPHTIM falling edge	HDP+HDNP-10	-	Ts	Fig. 10.16
Pt2	FPVTIM hold from FPHTIM falling edge	6	-	Ts	Fig. 10.16
Pt3	FPHTIM period	-	HDP+HNDP	Ts	Fig. 10.16
Pt4	FPHTIM pulse width	(LP_SEL+1)	-	Ts	Fig. 10.16
Pt5	FPAC delay from FPHTIM falling edge	0	-	Ts	Fig. 10.16
Pt6	FPDOTCLK falling edge to FPHTIM rising edge	(HNDP-10)	-	Ts	Fig. 10.16
Pt7	FPDOTCLK falling edge to FPHTIM falling edge	(HNDP-7+LP_SEL)	-	Ts	Fig. 10.16
Pt8	FPHTIM falling edge to FPDOTCLK falling edge	(15-LP_SEL)	-	Ts	Fig. 10.16
Pt9	FPDOTCLK period	8	-	Ts	Fig. 10.16
Pt10	FPDOTCLK pulse width low	4	-	Ts	Fig. 10.16
Pt11	FPDOTCLK pulse width high	4		Ts	Fig. 10.16
Pt12	LD[7:0] setup to FPDOTCLK falling edge	4		Ts	Fig. 10.16
Pt13	LD[7:0] hold to FPDOTCLK falling edge	4		Ts	Fig. 10.16
Pt14	FPHTIM falling edge to FPDOTCLK rising edge	(11-LP_SEL)	-	Ts	Fig. 10.16

note: Ts = pixel clock period = 35ns typical

HDP = horizontal display period in units of Ts = 640 typicalHNDP = horizontal non-display period in units of Ts = 112 typical $LP_SEL = 7 typical$ 

Refer to the BIOS Reference Manual and SPC8110 Manual for details.

Symbol	Parameter	Min.	Тур.	Unit	Note
Pt1	FPVTIM setup to FPHTIM falling edge	HDP+HDNP-10	-	Ts	Fig. 10.17
Pt2	FPVTIM hold from FPHTIM falling edge	6	-	Ts	Fig. 10.17
Pt3	FPHTIM period	-	HDP+HNDP	Ts	Fig. 10.17
Pt4	FPHTIM pulse width	(LP_SEL+1)	-	Ts	Fig. 10.17
Pt5	FPAC delay from FPHTIM falling edge	0	-	Ts	Fig. 10.17
Pt6	FPDOTCLK falling edge to FPHTIM rising edge	(HNDP-10)	-	Ts	Fig. 10.17
Pt7	FPDOTCLK falling edge to FPHTIM falling edge	(HNDP-9+LP_SEL)	-	Ts	Fig. 10.17
Pt8	FPHTIM falling edge to FPDOTCLK falling edge	(13-LP_SEL)	-	Ts	Fig. 10.17
Pt9	FPDOTCLK period	4	-	Ts	Fig. 10.17
Pt10	FPDOTCLK pulse width low	2	-	Ts	Fig. 10.17
<b>Pt</b> 11	FPDOTCLK pulse width high	2		Ts	Fig. 10.17
Pt12	LD[7:0] setup to FPDOTCLK falling edge	2		Ts	Fig. 10.17
Pt13	LD[7:0] hold to FPDOTCLK falling edge	2		Ts	Fig. 10.17
<b>Pt</b> 14	FPHTIM falling edge to FPDOTCLK rising edge	(11-LP_SEL)	-	Ts	Fig. 10.17

#### Grayscale Dual STN 8-bit LCD Interface

note: Ts = pixel clock period = 52ns typical

HDP = horizontal display period in units of Ts = 640 typical

HNDP = horizontal non-display period in units of Ts = 112 typical

 $LP\_SEL = 7$  typical

Refer to the BIOS Reference Manual and SPC8110 Manual for details.

#### **Color Dual STN 16-bit LCD Interface**

Symbol	Parameter	Min.	Тур.	Unit	Note
Pt1	FPVTIM setup to FPHTIM falling edge	HDP+HDNP-10	-	Ts	Fig. 10.18
Pt2	FPVTIM hold from FPHTIM falling edge	6	-	Ts	Fig. 10.18
Pt3	FPHTIM period	-	HDP+HNDP	Ts	Fig. 10.18
Pt4	FPHTIM pulse width	(LP_SEL+1)	-	Ts	Fig. 10.18
Pt5	FPAC delay from FPHTIM falling edge	0	-	Ts	Fig. 10.18
Pt6	FPDOTCLK falling edge to FPHTIM rising edge	(HNDP-9)	-	Ts	Fig. 10.18
Pt7	FPDOTCLK falling edge to FPHTIM falling edge	(HNDP-8+LP_SEL)	-	Ts	Fig. 10.18
Pt8	FPHTIM falling edge to FPDOTCLK falling edge	(12-LP_SEL)	-	Ts	Fig. 10.18
Pt9	FPDOTCLK period	2	-	Ts	Fig. 10.18
Pt10	FPDOTCLK pulse width low	1	-	Ts	Fig. 10.18
Pt11	FPDOTCLK pulse width high	1		Ts	Fig. 10.18
Pt12	LD[15:0] setup to FPDOTCLK falling edge	1		Ts	Fig. 10.18
Pt13	LD[15:0] hold to FPDOTCLK falling edge	1		Ts	Fig. 10.18
Pt14	FPHTIM falling edge to FPDOTCLK rising edge	(11-LP_SEL)	-	Ts	Fig. 10.18

note: Ts = pixel clock period = 52ns typical

HDP = horizontal display period in units of Ts = 640 typical

HNDP = horizontal non-display period in units of Ts = 112 typical

LP\_SEL = 7 typical

Refer to the BIOS Reference Manual and SPC8110 Manual for details.

Symbol	Parameter	Min.	Тур.	Unit	Note
Pt1	FPDOTCLK period	1	-	Ts	Fig. 10.19
Pt2	FPDOTCLK pulse width high	0.5	-	Ts	Fig. 10.19
Pt3	FPDOTCLK pulse width low	0.5	-	Ts	Fig. 10.19
Pt4	DATA setup to FPDOTCLK falling edge	0.5	-	Ts	Fig. 10.19
Pt5	DATA hold from FPDOTCLK falling edge	0.5	-	Ts	Fig. 10.19
Pt6	FPHTIM cycle time	-	805	Ts	Fig. 10.19
Pt7	FPHTIM pulse width low	-	96	Ts	Fig. 10.19
Pt8	FPVTIM cycle time	-	525	lines	Fig. 10.19
Pt9	FPVTIM pulse width low	-	2	lines	Fig. 10.19
Pt10	horizontal display period	-	640	Ts	Fig. 10.19
<b>Pt</b> 11	FPHTIM setup to FPDOTCLK falling edge	0.5	-	Ts	Fig. 10.19
Pt12	FPVTIM falling edge to FPHTIM	1	-	Ts	Fig. 10.19
<b>P</b> t13	falling edge phase difference         FPBLANK# to FPDOTCLK falling edge setup time	0.5	_	Ts	Fig. 10.19
<b>P</b> t14	FPBLANK# width	-	640	Ts	Fig. 10.19
Pt15	FPHTIM sampled low (by FPDOTCLK) to FPBLANK# rising edge	-	144	Ts	Fig. 10.19
<b>Pt</b> 16	FPBLANK# falling edge to FPHTIM falling edge	-	16	Ts	Fig. 10.19
Pt17	FPBLANK# hold from FPDOTCLK falling edge	0.5	-	Ts	Fig. 10.19

#### **Color TFT LCD Interface**

note: Ts = pixel clock period = 52ns typical

Refer to the BIOS Reference Manual and SPC8110 Manual for details.

## **Timing Chart**




Figure 10.1 ISA Bus 8-Bit Memory Read/Write Standard ISA Bus Cycle (6 SCLKs)




Figure 10.2 ISA Bus 8-Bit Memory Read/Write with ZEROWS# Asserted (3 SCLKs)




Figure 10.3 ISA Bus 8-Bit Memory Read/Write with IOCHRDY De-Asserted (Added Wait State)




Figure10.4 ISA Bus 8-Bit I/O Read/Write Standard ISA Bus Cycle (6 SCLKs)

SCLK	
BALE	$t_{301} \Rightarrow \not\models \downarrow t_{302}$
LA[24:17] — SA[16:2] —	K→     t303     K→     t304
SA[1:0] — SBHE# —	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
IOR#, — IOW#	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
IOCS16#	
IOCHRDY —	$t_{318} \not\models \checkmark t_{319}$
WS0#	
SD[7:0] (I/O Read)	$\begin{array}{c c} t_{313} & & t_{314} \\ \hline \\ $
SD[7:0] (I/O Write)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 10.5 ISA Bus 8-Bit I/O Read/Write with ZEROWS# Asserted (3 SCLKs)




Figure 10.6 ISA Bus 8-Bit I/O Read/Write with IOCHRDY De-Asserted (Added Wait States)




Figure 10.7 ISA Bus 16-Bit Memory Read/Write Standard Bus Cycles (3 SCLKs)

SCLK _	
BALE _	$\begin{array}{c c} t_{301}  & & & & \\ \hline \end{array} \end{array}  & & & \\ \hline \end{array}$
LA[24:17] – SA[16:2] –	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
SA[1:0] – SBHE# –	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
MEMR#, <b>-</b> MEMW#	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
MEMCS16#	$t_{309} \leftrightarrow t_{310}$
IOCHRDY -	·         ·
WS0# _	$\begin{array}{c c} t_{318} & & t_{319} \\ \hline \end{array}$
SD[15:0] _ (Mem Read)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
SD[15:0] _ (Mem Write) _	$\xrightarrow{k} t_{320} \xrightarrow{k} t_{316}$

Figure 10.8 ISA Bus 16-Bit Memory Read/Write with ZEROWS# Asserted

SCLK _	
BALE _	$t_{301} \Rightarrow k \Rightarrow k t_{302}$
LA[24:17] – SA[16:2] –	$t_{303}$
SA[1:0] — SBHE# —	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
MEMR#, — MEMW#	$\begin{array}{c c} & & & \\ & & & & \\ & & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ &$
MEMCS16#	
IOCHRDY	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
WS0# _	$t_{318} \leftrightarrow t_{319}$
SD[15:0] _ (Mem Read)	$\begin{array}{c c} & & & \\ \hline \\ \hline$
SD[15:0] _ (Mem Write)	$\begin{array}{c c} & & & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$

Figure 10.9 ISA Bus 16-Bit Memory Read/Write with IOCHRDY De-Asserted (Added Wait States)

SCLK _		
BALE _	$t_{301} \Rightarrow \Leftrightarrow \Leftrightarrow t_{302}$	
LA[24:17] - SA[16:2] -		
SA[1:0] - SBHE# -		
IOR#, - IOW#	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
IOCS16#		
IOCHRDY		
SD[15:0] _ (I/O Read)	$\begin{array}{c c} & & & \\ \hline t_{313} & & \\ \hline t_{313} & & \\ \hline t_{313} & & \\ \hline t_{314} & & \\ t_{314} & & \\ \hline t_{314} & & \\ t_{$	4
SD[15:0] (I/O Write)	$t_{320}$ $\leftarrow$ Valid	t <sub>316</sub>

Figure 10.10 ISA Bus 16-Bit I/O Read/Write Standard ISA Bus Cycle (3 SCLKs)






Figure 10.11 ISA Bus 16-Bit I/O Read/Write with IOCHRDY De-Asserted (Added Wait States)








Figure 10.13 Bus Master Refresh Cycle Timings




Figure 10.14 I.D.E Hard Disk Control Signals (I/O Write Timings)

## **Power-Up Sequence**




Figure 10.15. Power-Up Sequence

### **LCD Interface**




Figure 10.16. Grayscale Single STN 8-bit LCD Interface




Figure 10.17. Grayscale Dual STN 8-bit LCD Interface




Figure 10.18. Color Dual STN 16-bit LCD Interface




Figure 10.19. Color TFT LCD Interface



In pursuit of **"Saving"** Technology, Epson electronic devices. Our lineup of semiconductors, liquid crystal displays and quartz devices assists in creating the products of our customers' dreams. **Epson IS energy savings**.

# CARD-486HB/HBL Hardware Manual

#### **SEIKO EPSON CORPORATION**

ELECTRONIC DEVICES MARKETING DIVISION

(Asia)

Electronic Device Marketing Department421-8, Hino, Hino-shi, Tokyo 191\*, JAPANCard Products & Marketing Group:Phone: 042-587-7503 FAX: 042-587-8423 ED International Marketing Department I: 421-8, Hino, Hino-shi, Tokyo 191\*, JAPAN (Europe & U.S.A.) Phone: 042-587-5812 FAX: 042-587-5564 ED International Marketing Department II: 421-8, Hino, Hino-shi, Tokyo 191\*, JAPAN (Asia) Phone: 042-587-5814 FAX: 042-587-5110

\* Zip code "191" will be changed to "191-8501" from February 2nd, 1998.

Electronic Devices Information on Epson WWW server http://www.epson.co.jp

> First issue December, 1997 Printed in Japan P A