



Oscillation Circuit Design Guide

Revision B April 21, 1993 SEIKO EPSON CORP. QD Division Technical Support NKTN-OCDG-IC RB



# **Copyright Notice**

Copyright 1992,1993, SEIKO EPSON CORP. AII Rights Reserved Printed in Japan

# **Trademark Acknowledgement**

**EPSON** and the **EPSON** logotype are registered trademarks of SEIKO EPSON CORP. C-002RX and CA - 301 are product numbers of SEIKO EPSON CORP. TC74HCU04P is a Product number of TOSHIBA CORP. AII the other products are trademarks of their respective companies.

# Disclaimer

This guide book is copyrighted by SEIKO EPSON CORP. You may not reproduce, transmit, transcribe, store in a retrieval system or translate into any Language or computer language, in any form or by any means, electric, mechanical, optical, chemical, manual, or otherwise, any part of this publication without express written permission of SEIKO EPSON CORP. SEIKO EPSON CORP. assumes no responsibility for any errors or omissions, and disclaims responsibility for any consequences resulting from the use of the information included herein.



# CONTENTS


# CONTENTS

1. Purpose and Scope	1
<ol> <li>Methods for improving design</li> <li>Confirmation of the oscillation circuit and construction of the IC</li> <li>Determine the preliminary values</li> <li>Useful board design for the evaluation</li> <li>Characteristics of each parameter of the oscillation circuit</li> </ol>	1 1 2 3
<ul><li>3. Circuit evaluation</li><li>3.1. Deciding the best parameters</li><li>3.2. Deciding the CL value</li></ul>	3 3 4
<ul> <li>4. Measurement procedure</li> <li>4.1. Measurement of the Drive Level</li> <li>4.1.1. Measurement of the Drive Level for AT crystals</li> <li>4.1.2. Measurement of the Drive Level for Tuning Fork crystals</li> <li>4.1.3. How to use a current probe</li> <li>4.2. Measurement of the Oscillation Allowance</li> <li>4.3. Actual data sampling</li> </ul>	4 4 5 5 6 6
5. Other circuits and frequencies 5.1. Series resonance circuit for C-MOS inverter 5.2. Overtone oscillation circuit for AT crystals	6 7 7
Appendix A. Oscillation Circuit Example i. Through hole parts ii. Surface mount parts	8 8 9
Appendix B. Example of the Drive Level, Oscillation Allowance Characteristics	10
Appendix C. Measurement of Negative Resistance using the S - Parameter	11
Appendix D. Example of the Evaluation Equipment	13

#### 1.Purpose and Scope

SEIKO EPSON CORP. offers an oscillation circuit evaluation service. If you can provide a few circuit boards, we will evaluate

the circuit parameters and characteristics. Then we will give you the recommended parameters. However, sometimes some customers cannot give us the boards. In this case, circuit evaluation will have to be done by the customer. This guide is a reference for customers when designing and/or evaluating circuits. Basically, the crystal oscillation circuit is constructed as in Figure 1. The circuit parameters depend the many characteristics including the specification of the IC and the oscillation frequency. In order to find the best parameters, please measure the actual circuit. This is document explains the procedure and technique for circuit evaluation.




#### 2. Methods for improving design


There are many techniques for designing good oscillation circuit. This section outlines some techniques.

2.1.Confirmation of the oscillation circuit and construction of the IC

It is necessary to confirm the IC construction before starting to design the oscillation circuit. When using a regular HC – MOS (High speed C - MOS) inverter gate such as the 74HCU04 the circuit will need all external parts. However, if the IC has built in resistors and/or capacitors, it is only necessary to add those parts not contained in the IC. (see Figure 2.1)

In addition to choosing an inverter gate, the gate must be the UNBUFFERED type. Please see Figure 2.2. The unbuffered type inverter is constructed of only one inverter, on the other hand, the buffer type has three inverter in a gate inside it although it is referred to by only one symbol.







The buffer inverter makes a reverse phase three times internally, therefore the output waveform will have some distortion. Also, the buffer has more gain than the unbuffer, causing a higher drive level.

#### 2.2. Determining the preliminary values

There is no general value for the oscillation circuit because the value must be changed due to the IC characteristics, printed pattern layout, oscillation frequency, etc. In the case of a regular inverter, such as the TC74HCU04P, the following parameters will generally assure suitable operation. If the IC has some built-in device, please choose each parameter close to the following values:

Preliminary Parameters	<b>Rf [M</b> Ω]	Rd[MΩ]	Cg [pF]	Cd[pF]
20 to 60 [KHz]	20	500	10	10
60 to 165 [KHz]	10	300	10	10
5.5 to 24 [MHz]	1	0.5	10	10


A more exact value will be found with actual data from the circuit evaluation.

#### 2.3. Useful board design for the evaluation

There are some parts positions that are useful for the evaluation even for parts that will not be used. Figure 2.3 shows five (5) positions A, B, C, D1 and D2 which will be used for additional devices during the evaluation. The following explains the purpose of these positions:

- A: Used for putting a resistor in series with the crystal. With this, measurement of oscillation allowance will be easy.
- B: Used for putting a resistor in series to increase Rf if the device has a built in Rf
- C: Used for putting a resister in series to increase Rd if the device has a built - in Rd.
- D1, D2: Used for putting capacitors in parallel to increase Cg and Cd if the device has them.

The printed patterns for these are shown bellow the circuit. For A, B and C the line should continue through and will be cut when the resistors are added.





#### 2.4. Characteristics of each parameter of the oscillation circuit

The circuit parameters which referred to Figure 1 have the characteristics as follows:

- Rf: Used for a bias for the inverter closed loop. If the value is small, it will cause an overtone oscillation due to the small phase difference between the inverter input and output.
- Ri: Used to bias the crystal. Generally, a small Rd will cause a high drive level. Cg, Cd: It is a basic part of the closed loop on the crystal side. Generally, a large capacitance will cause a high drive level. Please try to keep the same value for Cg and Cd. This is ideal for stable operation.

#### 3. Circuit evaluation

The results of the circuit evaluation wil1 decide the circuit parameters and characteristics for suitable operation.

#### 3.1. Deciding the best parameters

To decide the best parameters, please use the following guidelines:

i. Drive Level:

Must be below  $1\mu$ W (20kHz to 165kHz) Must be below  $300\mu$ W.  $100\mu$ W Typ. (5.5MHz to 24MHz)

ii. Oscillation Allowance: (Negative Resistance) At least 5 times CI maximum value (ex., if the crystal is C - 002RX, in this case at least  $-250k\Omega$ ) In the case when CL is low, the required oscillation allowance is at least twice Re<sup>\*1</sup> (Effective Resistance). Three (3) times Re is recommended.


Re<sup>\*1</sup> : The Re (Effective Resistance) can be calculated by the following formula:

$$Re = R_1 \left( \frac{1 + \frac{C_0}{C_L}}{C_L} \right)^2 [\Omega]$$

iii. Oscillation start up voltage:iv. Oscillation start up time:(General standard value)v. Oscillation frequency:


The characteristics iii., iv. and v. can be measured while checking i. and ii. So, to decide the parameter's accuray always use i. (drive level) and ii. (oscillation allowance). Using graphed data will help for confirmation of characteristics. Use drive level and oscillation allowance as Y axes, Cg and Cd as X axis. According to the graph, there is a range of suitable characteristics. Please choose a common value of capacitance for the parts within the acceptable range.

It must start up with in 2.5V if the Vdd=5.0V. Within 3 seconds (20kHz to 165kHz) Within 4m seconds (5.5MHz to 24MHz) The value must be matched to the intended circuit frequency.



#### 3.2. Deciding the CL value

CL means Load Capacitance; that is the capacitance of the circuit (the capacitance of a circuit between the two terminals of a crystal). The CL is specified by the circuit. Please do not specify the values that may cause a shift in frequency. The relationship between CL and frequency is shown in Figure 3.1: When the CL required is 'a' pF, the crystal will oscillate within a fine tolerance under an 'a'nF CL circuit. If the actual CL is low, the frequency will be high and if the CL is high, the frequency will be low. Therefore in order to get an accurate frequency, the CL value for the crystal device and circuit must match.



Again, the CL value of the Crystal device means 'a crystal for a XXpF CL circuit'. It is as important as the frequency. However it is impossible to measure the actual CL.

Therefore, an approximate value is calculated using the following formula:

$$CL \cong \frac{C_G \times C_D}{C_G + C_D} + Cs [pF]$$

The Cs (Stray Capacitance) is usually 2pF if the board is a dual surface board. If using a multi-layer board, the value will be higher. For example, if both Cg and Cd are 10pF, the CL will be 7pF, as the Cs is 2pF.

Next, confirm the CL accuracy using a crystal with a Known CL. If there is still a difference in frequency, there are the following ways to correct it:

i. Change Cg and Cd

ii. Use a different CL crystal

Please evaluate all the parameters if the circuit board has been modified. The value usually changes even if the circuit is the same. We recommend that the easiest way to confirm the values, is to confirm the actual oscillation frequency with SEIKO EPSON's sample parts which have data attached.

#### 4. Measurement procedure

#### 4.1.Measurerment of the Drive Level

The procedure of measuring the drive leve1 is to measure the current which runs through the crystal. Then calculate with Ohm's formula as follows:


# $P(D.L.) = i^{2}R$ [W]

'i' must be the actual value and 'R' must be the specified CI maximum. The way to measure 'i' is different for AT crystals and Tuning fork crystals.


#### 4.1.1. Measurement of the Drive Level for AT crystals

In order to measure the current as accurately as possible, use a current probe and an oscilloscope. The current probe is similar to the CT (Current

Transformer) which measures a current that runs through



a lead using a magnetic flux according to the right screw rule. The signal goes to the oscilloscope via an amplifier. The current can be read from the scope.




Read the current value from peak to peak, then calculate the effective value using the following formula:

$$i = \frac{i_p - p}{2\sqrt{2}} [A]$$

#### 4.1.2. Measurement of the Drive Level for Tuning Fork crystals


In the case of the tuning fork - type crystal (20kHz to 165kHz), the drive level is very small (1 $\mu$ W maximum). If the CI value is 50k $\Omega$ , the current that runs the through the crystal is approximate 4.5 $\mu$ A. This current cannot be read by an oscilloscope as in the procedure of 4.1.1. due to being too small. Hence, a special instrument must be used for measuring the current: the selectable level meter.



Use the current probe as in the AT crystal procedure, hen read the current form the meter.

#### 4.1.3.How to use a current robe

Please use the current probe as shown in Figure 4.4. The leads are necessary in order to measure the current, so please use a cylinder type part even if the part is surface - mounted. Actual characteristics will not change between a cylinder - type part and surface - mounted part.



#### 4.2. Measurement of the oscillation Allowance

The procedure of measuring the oscillation allowance is to place a resistance in series beside the crystal.

With this additional resistance, the amount of CI necessary for creating oscillation can be measured. That means the 'allowance' for oscillation. The oscillation allowance is indicated by the value of the additional resistance (ref., Negative resistance has the same meaning as oscillation allowance).

Basically, the oscillation allowance required is at least five (5) times the CI maximum. To prepare the Ra for evaluation, please use as many resistors as possible from more than 5 times CI (up to 10 times CI if possible). Cut off the power to the circuit and add resistors beginning with a low value, becoming progressively higher. Monitor the wave form with the oscilloscope; the

circuit has allowance if it oscillates. Continue this

Ra Ra Figure 4.5

procedure, gradually increasing the resistance. The circuit will show no oscillation at an Ra condition. It means the limit of the allowance is under the condition necessary for oscillation. So the previous resistance is the value of allowance. That is to say,the circuit oscillated when the Ra was  $470k\Omega$ , it did not oscillate when the Ra was  $510k\Omega$ . In this case,  $470k\Omega$  (actually - $470k\Omega$ ) is the oscillation allowance.

#### 4.3. Actual data sampling

Provided an unusual value for RF is not chosen among the parameters for the oscillation circuit(Rf, Rd, Cg and Cd), the circuit will work even if these are small variations in the values. Actually data sampling is done with varying Rd, Cg and Cd. The best parameter will be confirmed by using a graph described on 3.1. which uses Cg and Cd for the X axis and drive level and oscillation allowance for the Y axes. So, data should be collected using various values for Cg and Cd applied to several Rd conditions. For the capacitance of Cg and Cd choose as many as possible from 5pF to 50pF. We recommend that you use a data chart as follows:

Cd=Cg	Drive Level	Ra Max. (Oscillation Allowance)	Comment
5pF			
6pF			
7pF			
8pF			
9pF			
10pF			
12pF			
:			
47pF			
50pF			

The main things to concentrate on are drive level and oscillation allowance. The other item is a comment concerning with any problem with oscillation start up time, etc. When data sampling is finished, find the range which shows acceptable characteristics by producing a graph.


#### 5. Other circuits and frequencies

This document described the parallel resonance oscillation circuit using a C-MOS inverter device, the crystal is both tuning fork and fundamental AT crystal type. This section will explain the other circuits and frequencies.

#### 5.1. Series resonance circuit with C-MOS inverter

Usually, the series resonance circuit with a C-MOS inverter device is constructed as in the following figure:






This circuit gives a 5V swing level to the crystal. Hence, usually this circuit supplies a high drive level to the crystal.

Also, there is one more problem in this circuit; that is, when the probe is attached to the input terminal of the 'B' inverter in order to monitor the wave form, a short current passes through the probe due to the probe's input capacitance. The short current creates shock in the crystal and it may damage the crystal. Therefore it might be difficult to evaluate the circuit and we do not recommend the use of this circuit

#### 5.2. Overtone oscillator circuit for AT crystals

The general circuit for the overtone oscillation with an AT crystal is as follows: However the construction of the


circuit and parameters may be changed due to the IC characteristics, frequency, pattern layout on the board, etc. It is usually difficult to keep sufficient oscillation allowance (especially in the case of a high frequency circuit due to be frequency being dose to the devices speed limit. The basic way to measure the drive level and oscillation allowance is the same as in the fundamental circuit but, we recommend that this circuit is evaluated by SEIKO EPSON Corp.






# Appendix A. Oscillation Circuit Example

i. Through hole parts. Print Pattern Layout:




Parts layout :




Note : The above drawing is not to scale.



ii. Surface mount parts. Print Pattern Layout :



Parts Layout :




Note : The above drawing is not to scale.




# Appendix B. Example of the Drive Level, Oscillation Allowance Characteristics

Circuit



The following charts indicate the characteristics of the drive level and oscillation allowance:



In the upper two graphs, the data are measured on two Rd conditions, Rd =  $220\Omega$  and  $820\Omega$ . The characteristics are taken with changing Cg and Cd from 7pF through 22pF. The CA - 301 has a specified Cl value of  $40\Omega$  maximum at 20.000MHz. Hence the oscillation allowance must be at least  $-200\Omega$ . In this case, the highest oscillation allowance is Cg=Cd=10pF each and the graph shows enough oscillation allowance. In this point, the drive level shows approximately  $240\mu$ W on  $220\Omega$  Rd and  $120\mu$ W on  $820\Omega$  Rd. According to these data a recommended condition is;

 $Rd = 820\Omega$  Cg and Cd = I0pF

The lower two graphs show the characteristics of the drive level and oscillation allowance against Rd variation. These data are measured on 22pF Cg and Cd. The larger Rd can reduce the drive level. However, it also reduces oscillation allowance.

# NOTE


The purpose of these data is to see the general characteristics of the relation of Drive level and oscillation allowance against Rd, Cg and Cd variation. The values are only for reference and you may find differences in actual test conditions. Because, the values will be affected by the circuit construction and difference in board design.



# Appendix C. Measurement of Negative Resistance using the S - Parameter

In order to confirm the matching of the circuit to the required oscillation mode to inhibit unnecessary oscillation modes, we recommend measuring the negative resistance using the S - Parameter. The following shows the general system configuration for measuring the negative resistance using the S - Parameter:

#### HP 4195A Network/Spectrum Analyzer




(This figure referred from HP 4915A Maintenance Manual Fig 3-5)

The equivalent parameter of the oscillation circuit is as follows:

This procedure measures the negative resistance and CL using a network analyzer. To connect the network analyzer, remove the crystal from the board, then connect the test fixture to the board.

The network analyzer measures each parameter; -R and the CL which is converted to reactance (Xc). The CL can be calculated from Xc by the following formula;



The measurement program example is mentioned on next page. Using this procedure, you will achieve a result as shown in the example on the next page.




# **Example of Measurement Program**

100	CMT "NEGATIVE IMPEADANCE"
110	DISP 'START FREQUENCY"
120	START=10E6
130	DISP "STOP FREQUENCY"
140	STOP=100E6
150	SWT2
160	RBW=3 KHz
170	!****S PARA
180	FNC4:SPI3
190	DISP "S11"
200	SWTRG
210	E=MA;F=MB
220	FNC5;GPP3
230	DISP "S21"
240	SWTRG
250	I=MA;J=MB
260	FNC6;GPP3
270	DISP "S12"
280	SWTRG
290	G=MA;H=MB
300	FNC7;SPI3;DPB1
310	DISP "S22"
320	SWTRG
330	RA=MA;RB=MB
340	
350	!****N Z CAL
360	BEEP
370	DISP "CSL"
380	WAIT 1
390	DSP1
400	<rc,rd>=(&lt;1,0&gt;+<e,f>)*(&lt;1,0&gt;-<ra,rb>)+(&lt;1,0&gt;+<ra,rb>)*(&lt;1,0&gt;-<e,f>)</e,f></ra,rb></ra,rb></e,f></rc,rd>
410	<re, rd="">=<rc, rd=""> &lt;2, 0&gt;*<g, h=""> &lt;2, 0&gt;*<i, j="">+&lt;2, 0&gt;*<g, h="">*I, J&gt;</g,></i,></g,></rc,></re,>
420	<re,rf>=<re,rf>/((&lt;1,0&gt;-<e,f>)*(&lt;1,0&gt;-<ra,rb>)-<g,h>*<i,j>)</i,j></g,h></ra,rb></e,f></re,rf></re,rf>
430	FNC3;IMP2;DPB1
440	A = RE*50; B = RF*50
450	SCL1;DIV=200;REF=0
460	SCL2;DIV=200;REF=0
470	END

470 END

# Example of the Measurement Result





# Appendix D. Example of the Evaluation Equipment

For AT Crystal						
	Scope	Oscillo-Scope	2465B	Tektronics		
	Probe	AC Current Probe	P6022	Tektronics		
	Amp.	Current Probe Amplifier	Type 134	Tektronics		
For Tun	For Tuning Fork Crystal					
Selectable Level Meter		ML422A	Anritsu			
	Probe	DC.AC Current Probe	A6302	Tektronics		
	Amp.	Current Probe Amplifier	AM503	Tektronics		
		Power Rack	TM501A	Tektronics		
Using S-Parameter						
Network/Spectrum Analyzer		HP4195A	Hewlett Packard			
	Power Splitter	Test Set	HP51952A	Hewlett Packard		
	Test Fixture		16094A	Hewlett Packard		



#### AMERICA

EPSON ELECTRONICS AMERICA 1960 E. Grand Avenue, 2nd Floor El Segundo, CA 90245 U.S.A. Phone: (1) 310-955-5300 Fax: (1) 310-955-5400

#### EUROPE

EPSON EUROPE ELECTRONICS GmbH Riesstrasse 15, 80992 Muenchen Germany Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110

EPSON EUROPE ELECTRONICS GmbH <Leverkusen Office> Breidenbachstrasse 46 D-51373 Leverkusen Germany Phone : (49)-(0)214-83070-0 Fax : (49)-(0)214-83070-10

EPSON EUROPE ELECTRONICS GmbH <UK Branch Office> G6 Doncastle House Doncastle Road Bracknell Berkshire RG12 8PE England Phone: (44)-(0)1344-381700 Fax : (44)-(0)1344-381701

EPSON EUROPE ELECTRONICS GmbH <French Branch Office> 1 Avenue de l' Atlantique LP 915 Les Conquerants Z.A. de Courtaboeuf 2 F-91976 Les Ulis Cedex France Phone: (33)-(0)1-64862350 Fax: (33)-(0)1-64862355

#### ASIA

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road, Wanchai, Hong kong Phone: (852) 2585-4600 Fax: (852) 2827-2152

EPSON TAIWAN TECHNOLOGY & TRADING LTD. 10F, No.287, Nanking East Road, Sec.3, Taipei, Taiwan, R.O.C. Phone: (886) 2-2717-7360 Fax: (886)2-2718-9366

EPSON SINGAPORE PTE. LTD. No.1, Temasek Avenue #36-00, Millenia Tower, Singapore 039192 Phone: (65) 337-7911 Fax: (65) 334-2716

SHANGHAI EPSON ELECTRONICS CO., LTD. 4F, Bldg.,27, No.69, Guijing Road, Cacheljing, Shanghai, CHINA Phone: (86) 21-6485-0835 Fax: (86) 21-6485-0775

SEIKO EPSON CORPORATION KOREA Office 10F, KLI 63 Building,60 Yoido-dong, Youngdeungpo-Ku, Seoul, 150-763, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677

#### SEIKO EPSON CORPORATION

ELECTRONIC DEVICE MARKETING DEPARTMENT

Electronic devices information on WWW server

http://www.eea.epson.com





# **EPSON**°

Technical Note Oscillation Circuit Design Guide

> Revision: Date:

B April 21, 1993 NKTN-OCDG-IC RB